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SUMMARY
This thesis describes the development of a micromachine model 
and associated data acquisition system, which is used to study the 
improvement of the transient response of a ship's diesel generator 
set following a severe disturbance. The improvement in response is 
obtained by the use of transient rotor acceleration as a single extra 
feedback signal into the excitation and governor systems of the micro­
machine model.
The response of the ship system is predicted by theoretical 
studies, which use a multiprocessor system to implement a Park's two 
axes, five winding model of the ship's generator together with the 
associated automatic voltage regulator and diesel governor models.
The optimal feedback gains obtained from the theoretical studies are 
then used to obtain results from the micromachine system, a comparison 
between the theoretical and experimental results confirms the conclu­
sion that a significant improvement in the system's transient response 
is obtained. This improvement is maintained when changes are made to 
the alternator load and the fault duration, without any alterations to 
the system feedback gains.
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LIST OF PRINCIPAL SYMBOLS
The principle symbols used in this thesis are listed as follows.
Symbols which do not appear in this list will be defined in the text.
H Inertia constant (kWs/kVA)
i^ Current in the direct axis winding
iq Current in the quadrature axis winding
i^ Current in the field winding
i^ Current in the direct axis damper winding
iq Current in the quadrature axis damper winding
J Moment of inertia
r^ Resistance of field winding
tjj Resistance of direct axis damper winding




Tj^ Direct axis open circuit time constant
T^^ Direct axis open circuit subtransient time constant
^qo Quadrature axis open circuit subtransient time constant
T^' Direct axis short circuit time constant
T^" Direct axis subtransient short circuit time constant
T^" Quadrature axis short circuit subtransient time constant
Reference voltage to AVR 
Terminal voltage of alternator 
Voltage in the direct axis winding
Vq Voltage in the quadrature axis winding
V^ Voltage in the field winding
Vj" Direct axis voltage behind subtransient reactance
V q ' Quadrature axis voltage behind transient reactance
I II
V^” Quadrature axis voltage behind subtransient reactance
x^ Direct axis synchronous reactance
X,' Direct axis transient reactanceu
X," Direct axis subtransient reactancea
x^ Field winding leakage reactance
x^ Quadrature axis synchronous reactance
x^” Quadrature axis subtransient reactance
Mutual reactance between any pair of direct axis windings
X Mutual reactance between any pair of quadrature axis windingsaq
Xjj Direct axis damper leakage reactance
Xq Quadrature axis damper leakage reactance
X^^ Direct axis magnetising reactance
X Quadrature axis magnetising reactancemq
X _  Mutual reactance between direct axis damper winding and the
field winding
0) Instantaneous angular velocity of rotor
Rated angular velocity of rotr
w Reference speed to governor
Flux linkages in the
Flux linkages in the
Flux linkages in the
Flux linkages in the






TABLE OF CONTENTS iii
LIST OF PRINCIPAL SYMBOLS v
CHAPTER 1 INTRODUCTION 1
1 .1 The Finite Marine System. 1
1.2 The Stability Problem. 3
1.3 Supplementary Stabilising Signals. 4
1.4 Chapter Summary. 6
CHAPTER 2 MARINE POWER SUPPLY PLANT 8
2.1 General Description. 8
2.2 The Marine Diesel Generator. 10
2.3 Parameters of the Diesel Generator. 11
2.4 Automatic Voltage Regulator. 15
2.5 The Ardleigh Series 400 Governor. 15
CHAPTER 3 SYSTEM SIMULATION 19
3.1 Introduction. 19
3.2 The Synchronous Generator. 19
3.3 The Automatic Voltage Regulator. 23
3.4 The Diesel Engine and Governor. 25
3.5 Z Transform Models. 27
3.5.1 The Synchronous Generator Model. 27
3.5.2 The AVR Model. 29
3.5.3 The Diesel Engine and Governor Model. 20
3.6 Simulation Implementation. 32
CHAPTER 4 THE LABORATORY MICROMACHINE SYSTEM 37
4.1 Introduction 38
4.2 Micro-altemator and Time Constant Regulator, 38
4.3 Analogue Model of Automatic Voltage Regulator. 39
4.4 The Prime Mover. 42
4.5 Fault Throwing System. 45
4.6 Terminal Voltage Transducer. 45
4.7 Speed Measurement Transducers. 48
CHAPTER 5 THE DATA ACQUISITION SYSTEM 55
5.1 Introduction. 55
5.2 The Interface Between PDPll and TMS 9900. 56
5.2.1 PDPll Interface. 58
5.2.2 Data Transfer Unit (DTU). 59
5.2.3 TMS 9900 Interface Unit (I/F). 59
5.3 Input and Output Ports. 61
5.3.1 Main Rack Buffer. 61
5.3.2 Auxiliary Rack Buffer. 63
5.3.3 Analogue to Digital and Digital to 63
Analogue Ports.
5.4 Period Counter System. 64
5.5 Summary. 64
CHAPTER 6 THE SYSTEM SOFTWARE 66
6.1 Introduction. 66
6.2 Input/Output Device Handler of PDPll. 67
6.3 Input/Output System of TMS 9900. 68
6.4 PDPll Data Collection Software. 76
6.5 TMS 9900 Control and Data Collection of Software. 78




7.3 Response Optimisation 85
7.4 Theoretical Studies 87
vi
7.s Discussion of Results for 300 ms Fault
Duration and Unity Power Factor Load,
7.6 Discussion of Results for Other Loads and 88
Fault Durations.
CHAPTER 8 SINGLE GENERATOR CO-ORDINATE CONTROL
EXPERIMENTAL RESULTS 103
8.1 Introduction. 103
8.2 Results for 300 ms Fault Duration and Unit 103
Power Factor Load.
8.3 Results for Other Loads and Fault Durations. 105
CHAPTER 9 CONCLUSIONS 119
9.1 Theoretical Models. 119
9.2 Micro-machine System. 119
9.3 Digital System. 120
9.4 Results. 121
9.5 Future Work. 122
APPENDIX A TECHNICAL DESCRIPTION OF LSE
SHIP'S GENERATOR 12 3
A1 General. 123
A2 Main Assembly. 123
A3 Stator. 124
A4 Rotor. 124
A5 Main Exciter. 125
A6 Pilot Exciter. 125
A7 Rotating Rectifier. 125
A8 Machine Details. 126
APPENDIX B TECHNICAL DESCRIPTION OF MK 100 SERIES




APPENDIX C TECHNICAL DESCRIPTION OF ARDLEIGH 400 GOVERNOR 135
Cl Introduction. 135
C2 Principle of Operation. 135
APPENDIX D DERIVATION OF SYNCHRONOUS GENERATOR EQUATIONS 138
APPENDIX E PDPll - TMS 9900 DIGITAL INTERFACE. 142
El Digital Interface Card - Overview. U 2
E2 Digital Interface Card - Hardware. 144
E3 Data Transfer Unit - Overview. 147
E4 Data Transfer Unit - Hardware. 150
APPENDIX F AUXILIARY HARDWARE 161
FI Main Rack Buffer Card. l6l
F2 Auxiliary Rack Buffer Card. 163
F3 Analogue to Digital and Digital to Analogue Cards. 163





1.1 The Finite Marine System
In designing marine electrical systems, consideration must be 
given to safety, economics and operation convenience. In the early 
stages it is difficult to plan the complete system because the 
power requirements often change during the final design of a ship, 
but detailed studies of the power system behaviour are necessary if 
an optimum design is to be obtained.
Ministry of Defence research establishments and many univer­
sities have carried out numerous studies into the design and operation
1-6of electrical power supply systems, although the majority of studies 
undertaken have been concerned with the behaviour of infinite busbar 
systems, in which the system voltage and frequency may be assumed to 
be constant.
In a ship system there are usually up to four main diesel- 
generators which are operated independently into their own loaded 
busbars. Figure 1.1 shows a typical layout for a ships electrical 
power system, in which the loads may be supplied from any of the 
four main diesel-generators, but it is not normal practice to operate 
the generators in parallel.
The finite nature of the ship system means that there is an 
absence of fixed reference quantities for such things as synchronous 
speed and load angles. The performance of the system voltage and 
frequency of the finite power system are determined by the character­
istics of the generator automatic voltage regulator and the prime 
mover governor respectively.
The fire hazard in a ship at sea is potentially more dangerous 




























Layout of a Ship’s Electr ical 
Power Supply
to which personnel can retreat from the fire. Consequently the power 
distribution cables are chosen sufficiently large to ensure that
there is absolutely no risk of damage due to the heating effect of
7fault current. The proximity of generators and load means that 
the feeder cables are short compared with industrial installations. 
These factors all tend to reduce the line impedance of a ship 
installation and increase the magnitude of the fault current.
The power stability problem is further aggravated by the need
g
to start relatively large motors on a small network, eg the PAXMAN 
SYMES range of 1 MW diesel-generators is tested for the Ministry of 
Defence by the application of a 'standard motor load' which is rated 
at 50% of full load at 0.4 power factor.
1.2 The Stability Problem
The reliability of a power supply system implies more than 
merely being available. Ideally, the loads should be fed at constant 
voltage and frequency at all times. In practical terms this means 
that both the voltage and frequency must be held within close tolerance 
so that the equipment being supplied may operate satisfactorily. For 
example, a drop in voltage of 10-15% or a reduction of the system 
frequency of only a few hertz may lead to the stalling of the motor 
loads connected to the system.
While it is frequently convenient to refer to the power system 
in the 'steady state', such a state never exists in the true sense. 
Random changes of load are often taking place, such as switching on 
a motor or removal of a faulty machine from service. The stability 
problem is concerned with the behaviour of the synchronous machines 
after they have been perturbed. A statement declaring a power system 
to be 'stable' is ambiguous unless the conditions under which this 
stability has been examined are clearly stated.
The problem of studying the stability of synchronous machines 
under the condition of small load changes is called the steady state 
stability or dynamic stability, and this tends to be a property of the 
state of the system. For a regulated machine to be stable under 
normal conditions, the torque speed characteristics of the diesel 
engine governor should have a droop characteristic of typically 4%.
Transient stability is the ability of the system to withstand 
large disturbances. In theoretical stability studies a three-phase 
short circuit close to the generator terminals is taken as a standard 
system transient. When a three-phase short circuit is applied to the 
terminals of a generator, the terminal voltage collapses and inhibits 
electrical power flow from the generator. The excess input power 
will increase the angular momentum of the rotating mass. When the 
short circuit is removed, power transfer is resumed at a level depend­
ent on the machine emf, the system voltage and the system impedance.
Thepost-fault behaviour of the generator may be partially con­
trolled by the automatic voltage regulator which is already fitted
9
to the generator system. Several studies have shown that transient 
stability is improved if the excitation system characteristics include 
a fast speed of response and a high ceiling voltage. The governor 
system, with a 4% droop, does not offer much improvement to the 
initial post-fault behaviour of the generator, mainly because of the 
small speed variations which occur during the relatively short duration 
of the fault period.
1.3 Supplementary Stabilising Signals
It has long been realised that the stability and control of
power systems may be improved or optimised by the application of
10-12modern control theory. Early attempts to produce optimised perfor­
mance of a power system were mainly concerned with a linearised form
of the mathematical model of the power system. Later studies used
13
non-linear power system models, but techniques using the solution
of the matrix ricatti equation produce controllers which require
access to a large number of the system states.
These optimal or sub-optimal controllers are very difficult
14and expensive to apply in practice, consequently there have been
recent studies to reduce the number of states required to only one
1516feedback signal.' The various system states which may be considered 
for single-variable feedback include:
a. change in operating load angle.
b. change in rotor velocity from synchronous speed.
c. transient rotor acceleration.
d. transient electrical power.
Sensitivity studies of a turbogenerator connected to an infinite 
system^have shown that the load angle feedback is highly sensitive to 
changes in system parameters and feedback gains, whilst transient 
rotor velocity feedback is unacceptable unless used with phase compen­
sation. The system sensitivity response to the feedback of either 
acceleration or transient electrical power is equally acceptable if 
there is no control on the prime mover torque.
The author is not aware of the publication of any single-variable 
feedback studies on finite systems. The study reported in this thesis 
has used the results of the infinite system studies as an indication of 
the likely usefulness of acceleration in the control of a ship power 
supply. The ship diesel governor causes significant changes of prime 
mover torque during the transient period, and it is therefore considered 
that transient electrical power is no longer a useful indication of 
accelerating power, hence the usefulness of transient electrical power 
as a feedback signal is reduced. The theoretical and practical results
presented are obtained from the feedback of acceleration to the existing 
governor and automatic voltage regulator of a model of the ship diesel- 
generator.
1.4 Chapter Summary
Chapter 2 of this thesis contains a description of the marine 
power supply plant which is to be taken as the typical ship generation 
system installed in a Royal Naval frigate. The plant includes the 
750 kW, 450 V 3-phase, 60 Hz diesel generator, the associated automatic 
voltage regulator and the Ardleigh governor. An example of this diesel 
generator is installed at the Royal Naval Engineering College, Manadon, 
and has been used for validation studies of the micro-alternator model.
The equations used in the theoretical simulation studies are 
developed in Chapter 3, and include an idealised model of the synchron­
ous generator using Park's two axes five winding model. The automatic 
voltage regulator and diesel engine governor are modelled as simple 
transfer functions. The resulting time domain equations are transformed 
to the Z plane for computer solution, however the results of the theor­
etical simulation are not presented until Chapter 7.
In Chapter 4 the laboratory micro-alternator system is described 
and the implementation of the field time constant regulator is detailed. 
The parameters of the micro-alternator are scaled to give a close approx­
imation to the parameters of the ships diesel generator by altering the 
rated terminal voltage and current. Details are given of the analogue 
models of the automatic voltage regulator and diesel engine governor 
which are used with the micro-alternator. Chapter 4 also gives a 
description of the transducers which are used to implement the digital 
data collection of terminal voltage and rotor speed from which the rotor 
acceleration signal is derived.
The digital data acquisition system is explained in Chapter 5 
and is shown to consist of a PDF 11/34 minicomputer interfaced to a 
TMS 9900 microprocessor which is used to format the digital data 
from the micro-alternator. Details of the computer interface are given, 
together with a description of the analogue-to-digital and digital-to- 
analogue data ports which are used with the TMS 9900.
Chapter 6 contains a description of the software environment 
which has been developed to handle the data exchanges between the PDF 
11/34 and the TMS 9900, particular attention is drawn to the implemen­
tation of the handshake protocol and processor interrupt procedures 
which are used for data collection and subsequent transfer between the 
processors. Details are given of the data queuing and fault detecting 
procedures which are used in the data handling process.
The theoretical and experimental results are presented in Chapters 
7 and 8 respectively, and comparisons are made between the two sets of 
results. It is shown that the micro-alternator system response is 
improved by the implementation of transient rotor acceleration feedback 
into the excitation and governor systems, and this improvement is main­
tained for various changes in alternator load and fault duration.
Finally, in Chapter 9 the validity of the micro-machine system 
is discussed and some areas of future work are identified.
CHAPTER 2
MARINE POWER SUPPLY PLANT
2,1 General Description
A typical ship generation system employs four main diesel- 
generators, two of which are situated in the forward machinery 
space and two situated in the after machinery space, using the 
port and starboard sides respectively. Each of these generators 
is provided with its own switchboard section. This distribution 
of generators is chosen to minimise the effects of damage to one 
particular section of the ship. The generators are rated so 
that it is possible to supply the ships essential loads with any 
two generators. A ring main configuration is used to connect the 
switchboard sections together as required via air circuit breakers.
A schematic diagram of the system is shown in Figure 2.1
The interconnection system allows each diesel engine to be 
loaded so that it is not run on less than 30% of full load, this 
requirement prevents frequent overhauls due to the low temperature 
and combustion effects. The interconnection system also facilitates 
the isolation of defective parts and the restoration of supplies.
It is not intended that the interconnection system should be used 
to allow parallel operation of the ships main generators, apart 
from when load is being transferred from one generator to another.
The distribution system feeds a wide variety of equipments, 
some of which are individual inductive loads that have high 
starting currents and need to be started using a star/delta 
transformer method, but most of the inductive motor loads use 
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Frigate Main Supply System
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BREAKER RATING SERVICE
125 amp Controllable pitch propellor motor
100 amp Hull and fire pump motor
75 amp Captstain/anchor winch motor
50 amp Stabiliser motor
75 amp Steering gear motor
100 amp Air conditioning plant motor
225 amp 4.5" Mk 8 gun mounting
Tablé 2.1 Ship Motor Loads
2.2 The Marine Diesel Generator
The Royal Naval Engineering College has a 450 V, 60 Hz 
power generation plant similar to that used in a ship installation. 
The diesel-generator system is a Paxman 12YJCAZ diesel engine driving 
a Laurence Scott, 6 pole, 938 kVA brushless generator.
The governed diesel engine is a four stroke direct injection, 
intercooled, turbo-blown type diesel. Since the torque of the 
diesel engine pulses with the firing of each cylinder, it is 
fitted with a large flywheel to provide a steady torque with a 
cyclic irregularity of no more than one part in four hundred.
The 938 kVA (750 W) is flange mounted to the diesel engine, 
with the diesel engine and generator fly-wheel enclosed in the 
housing forming the flange mounting. The generator is of the 
brushless rotating field, salient pole type, rated at 450 V, 3 phase, 
60 Hz and is designed to develop continuously 750 kW at 0.8 pf at 
a shaft speed of 1200 rpm. The main exciter rotor is overhung 
from the main shaft on an extension beyond the endshield bearing, 
with the rotating rectifier assembly fitted at the end.
10
The pilot exciter is energised from a permanent magnet 
field, and produces a three phase ac which is rectified by a 
silicon diode assembly mounted on the rotor shaft. The 
resultant dc produces the excitation current for the main 
generator and is supplied to the rotor field via cables 
passing through a mechanical conduit forming an integral part 
of the rotor shaft.
2.3 Parameters of the Diesel Generator
A previous study has been made of the electrical parameters 
of the L S E  d i e s e l - g e n e r a t o r , I B  the resulting test quantities are 
shown in Table 2.2.
If the armature leakage reactance of the LSE generator is 
known, then the synchronous transient and sub-transient quantities 
listed in Table 2.2 may be used to determine the majority of the 
basic parameters of the generator. The potier zero power-factor 
test enables the determination of a 'Potier leakage reactance', but 
this is an equivalent reactance which takes into account the 
additional leakage of the field winding on load, and which is 
greater than the true value of the armature leakage reactance.
In the absence of a test value, it was decided to make use of 
the manufacturers estimated value for the armature leakage 
reactance of 0.072 pu.
Using the equivalent circuits of Figures 2.2 and 2.3 the 
basic parameters of the LSE generator were calculated with the 
exception of the quadrature-axis damper bar resistance, r^.
This quantity could not be evaluated from the test data, and 
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A technical description of the LSE diesel-generator is 
contained in Appendix A.
Base MVA 0.938
Machine rating MW 0.75
X ,(unsat) Unsaturated direct axis a
Synchronous reactance 1.17 pu
x^ Direct axis synchronous reactance 0.99 pu
X, ' Direct axis transient reactance 0.21 pud
X " Direct axis subtransient reactance 0.14 pud
Tj* Direct axis transient short circuita
Time constant (with field resistance) 0.26 s
T," Direct axis subtransient shortd
circuit time constant 0.03s
Xq Quadrature axis synchronous reactance 0.68pu
Xq" Quadrature axis subtransient reactance 0.14pu
X 2 Negative sequence reactance 0.14 pu
SCR Short circuit ratio 1.01
H Inertia constant 2.4 kWs/kVA
Table 2.2 - Test Parameters of LSE Generator
13
r Armature resistance 0.01 pu
X Armature leakage reactance
(manufacturers design value) 0.072 pu
X. Direct axis magnetising reactance 0.92 pumd
X Quadrature axis magnetising reactance 0.61 pumq
r^ Field resistance (including external source
resistance) 0.0023 pu
x^ Field winding leakage reactance 0.16 pu
r^ Direct axis damper resistance 0.016 pu
Xjj Direct axis damper leakage reactance 0.13 pu
tq Quadrature axis damper resistance (manufacturers
design value) 0.015 pu
Xq Quadrature axis damper leakage reactance 0.077 pu
Table 2.3 - Basic Parameters of LSE Generator
U
2.4 Automatic Voltage Regulator
The Mk 100 series VR automatic voltage regulator is 
designed to control the output voltage of three-phase main 
generators rated up to 3 MVA at 450 V, 60 Hz, Figure 2.4 shows 
a block diagram of the generator excitation system using a 
permanent magnet pilot exciter. The three phase ac output 
of the exciter is rectified by a rotating rectifier assembly 
and used to supply the excitation of the main generator. The 
avr senses the output voltage of the generator and compares it 
with a stable reference voltage within the avr. The output of 
the avr controls the dc field voltage of the exciter via a half-' 
controlled thyristor bridge.
The use of a brushless exciter means that the field of the 
main generator cannot be reversed, and this has a significant 
effect on the output overvoltages which result from load changes. 
When load is shed from a brushless generator, under control of 
this type of avr, the terminal voltage rises rapidly. When the 
generator terminal voltage exceeds approximately 5% of the nominal 
450 volts, the avr turns off, the main exciter field is short 
circuited and the resulting overvoltage characteristic occurs due 
to the energy stored in both the main exciter and generator field 
circuits.
2.5 The Ardleigh Series 400 Governor
A diesel engine governor is a device which measures the 
rotational velocity of the engine and adjusts the amount of fuel 
fed into the engine cylinders in order to maintain the speed 
appropriate to the governor setting. The governor used in this 
project was the series 400 governor made by Europa Regulators 

































The governor is designed to comply with the following 
requirements for changes of steady-state speed:
a. The change of steady-state mean speed between no-load 
and full-load and vice versa is to be between 3.5% and 4.0% 
of the nominal speed.
b. The rate of change of speed with a change of load is to 
be not less than 0.4 times the average rate of change from 
no-load to full-load.
c. The cyclic irregularities are to be within 0.25% at all 
loads.
d. The steady state load speed band is to be within 1% at all 
loads between 1 0% full load and full load.
e. At any time the speed at any load is to be between the 
limits of + 2.5% of the nominal speed.
The governor is to comply with the following requirements for 
momentary change of speed:
a. For load changes of 25% of the rated load, the momentary 
change of speed is not to exceed 2.5% of the nominal speed and 
the speed is to return to and remain within 1% of the final 
steady-state speed in not more than 2 seconds following the load 
changes and to within 0.5% of the final steady-state speed in 
not more than 4 seconds.
b. Momentary change of speed is not to exceed 10% of the 
nominal speed for 1 0 0 % load decrease ie full-load to no-load.
c. Momentary change of speed is not to exceed 10% of the 
nominal speed for 1 0 0 % load increase ie no-load to full-load.






A physical system whose state is described by a set of ordinary
differential equations is called a dynamic system. There will
inevitably exist certain differences between the physical dynamic
system and its mathematical model, it is therefore necessary to choose
the mathematical model in such a way that its differences from the
physical system are negligible.
The complexity of the mathematical model will affect the required
computation time for a solution, and the order of the differential
equations will increase the difficulty of obtaining the required
parameters of the system. It is also extremely important to have a
knowledge of the variations of the solutions with respect to the
19 20parameters of the system * . For these reasons it is not always the
case that a more complex representation produces a more accurate 
simulation.
3.2 The Synchronous Generator
An idealised model of the synchronous generator is obtained by 
making the following assumptions;
a. the machine is magnetically linear
b. the inductance variation of each coil is harmonic with 
change of rotor position.
Park’s equations are obtained by transforming the original stator 
phase variables into components on the direct and quadrature axes 




















The resulting flux linkage equations in the direct and quadrature 
24axes are :
*d = - Xjid + =adif + Xad^D
( j ) = - x i + x i _  3.2q q q aq Q
- - ^ad"d +
*D = - Xad^d ^
*Q = - =aqiq + Xq^Q
The voltage equations for the two axis machine may be written in the 
form:
V = - r i, + --  - ^ 3.6d a d  w qo ^
V = - r i + — — + ip. 3.7q a q wo
S(J)
f "f"f ' IT— r_i_ + —— — 3.8o
s<|),
D*D ■ ~0T0 = r_in + — — 3.90 
scfr
Appendix D shows how the voltage equations may be used to eliminate the 
variables i^, i^ and i^ from the flux equations to give:
%ad= - x^(s) i^ + — —  G(s) v^ 3.11
*q - - %q(s) iq 3.12
Xd(1 + sT'j)(1 + sT"j)
*d(s) (1 + sT* )(1 + sT" )do do
1 + sT"
(1 + sT' )(1 + sT" ) 3.14do do
where
21
(1 + sT" )
Xq(s) = (ï t T t ^  3-'5 ̂ qo
Appendix D shows that equations 3.13 - 3.15 may be rewriten to form:
X - X* x ’ - x"
- x"d + -r - ^ 7  + i 4 t tv  3-1*do do
= 1 + sT' 1 + sT" 3.17do do
X (s) = x" + 3.18
qo
Defining the variables v* , v" and v", as:q q d
■ - n r S vdo do
v" = + x'' i^ 3.20q d d d
v’’ = - (4 + x" i ) 3.21d q q q
Substituting equations 3.16 - 3.18 into equations 3.11 and 3.12, then
substituting the resulting equations into equations 3.19 - 3.21 and
rearranging to obtain
sv' = (G'Vj - (Xj - x'd)ij - v'q) 3.22
do
sv" = —  (G"v - (x*. - x" )i - v" + v' ) + sv' 3.23q T do f d d d q q q
^''"d = ((Xq - X" )i - v"j) 3.24
qo
In practice, it may be assumed that G' = 1 and G" = 0. The electrical 
torque is given by the equation:
= +diq - *qid
Substituting equations 3.20 and 3.21 into equation 3.25 gives:
22
T = v",i, + v" i + (x" - x" )i i 3.26e d d  q q  q d d q
The stator voltage equations may be written in the form:
V, = - r-i, +- --  “ (f) 3.27d a d  q
V = - r i + — — + (f). 3.28q a q Ü) d^ o
Substitute equations 3.20 and 3.21 into 3.27 and 3.28 to obtain:
sv"
Vj = “ r ij-+ --— + v" + x" i 3.29d a d Wg d q q
sv" .
V = - r i    + v" - x" i, 3.30q a q q d d
Equations 3.22 - 3.26, 3.29, 3.30 are the machine equations which 
define the operation of the generator ignoring saturation effects.
3.3 The Automatic Voltage Regulator
A transfer function block diagram of the automatic voltage 
regulator model is shown in Figure 3.2. The following assumptions have
been made in the excitation system model;
a. The parameters do not change during transient conditions.
b. Saturation may be represented by a simple voltage limit.
c. The thyristor convertor characteristics are linear.
The use of a rotating diode 'brushless* excitation system means that 
there is no facility for monitoring or measuring the field voltage of 
the generator, in the model the unidirectional nature of the excitation 
is represented by a simple limit.
The equations for the model shown in Figure 3.2 are as follows:
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V, = _ 3 . 3 21 K g ( î  + sT^) ''fd
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sV, =    3.36
r
substituting 3.35 into 3.32
1 g e
3.4 The Diesel Engine and Governor
25The diesel engine and governor are considered as a complete unit 
which is represented by the transfer function block diagram shown in 
Figure 3.3. This simple model does not allow for the presence of a 
small, but possible, transport lag between the fuel rack and the engine 
cylinders and does not include the possibility of super charging.
There are three major sections in the block diagram.
a. Diesel block, consisting of the diesel generator inertia, the 
friction and windage losses and the required electrical torque.
b. Governor fuel rack, this block models the lag by the action of
the fuel rack in response to load changes.
c. Regulator block consisting of a gain and compensation network
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The equations for the diesel governor are.:
(1 + sT )
■^in = ( “ r  -  (1 + s T , )  3 -3 8
hence sT. = 1=—  (K, (w - ui - T.sw) - T. ) 3.39in ± 2 I r 1 in
= 1 :° "out = r H q  3.40
hence sT = 3.41out
(T - T - T ) 
and w = out elec loss 3.42
sJ
hence sco = 3.43
Equations 3.39, 3.41 and 3.43 completely describe the operation of the
governed diesel engine representation.
3.5 Z Transform Models
In order to give a fast throughput of the representation of the
system, a time series implementation of the system equations was chosen
in preference to a Runge Kutta integration technique^^.
The Z transform enables block transfer functions of linear systems
27to be implemented with sampled data . The use of the Z transform 
reduces the calculation time for the model by at least a factor of four 
when compared to Runge Kutta techniques. The Z transform is applied 
to the individual component equations of the power system to enable the 
system to be simulated.
3.5.1 The Synchronous Generator Model
It has been shown that the response of the generator may be 
defined by equations 3.22, 3.23 and 3.24, which may be rewritten 
as:
27
v"j/i = (x - x" )/(! + sT" ) 3.44d q q q qo
v'q/(Vf-(x'd - = 1/(1 + sT'^^) 3.45
v" /(v’ - (x' - x" )i ) - 1/(1 + sT" ) 3.46q q d d d do
Substituting the z transform result:
if g(t) = 1/(1 - e’^^) 3.47
then g(z) = (1 - 3)/(1 - 3z ^) 3.48
-aTwhere 3 = e 3.49
equation 3.44 becomes:
v",(z)/i (z) = (x - x" )(1 - 3 )/(1 - z  ̂ 3 ) 3.50d q q q q q
-fT/T" 1where 3 ^ = e qo 3.51
and rearranging gives:
v", (z) = (x - x" )(1 - 3 )i (z) + z ̂ 3 v" (z) 3.52d q q q q q a
Transforming equation 3.45 gives:
v'q(z) /(vg(z) - (x'j - x"j)i^ (z)) = (1 - 3'^)/(1 - z  ̂ 3'^)
3.53
-(T/T’ )where 3 ^ = e do 3.54
which rearranges to:
v'q(z) = (1 - 3 '^)(v^(z) - (x'^ - x"^)i^(z)) + z  ̂ 3 '^ e'q(z)
3.55
transforming equation 3.46 gives:
v"q(z)/(v'q(z) - (x'^ - x"^)i^(z)) = (1 - 3 " ^ ) / ( 1  - z  ̂ 3 "^)
3.56
where 3 "^ = e"^^^^'do^ 3 . 5 7
2 8
which rearranges to:
v" (z) = (1 - g",)(v' (z) - (%'. - x",)i (z) + z” ’ B", v" (z) q a q a a q  a q
3.58
3.5.2 The AVR Model
It is assumed that the time constant of the AVR rectifier is 
sufficiently small to be neglected without causing undue error. 
The AVR model equations have been developed as 3.31, 3.32 and 
3.33, these may be transformed into the z plane as: 
from equation 3.33
^  ■ (1 - Z-’ B,) 3.59
where 3 = e (^/T^) 3.60e
from equation 3.32
V, (z) (1 - 3 ) (1 - z _
3.61




rearranging equations 3.59 and 3.61 gives:
Vf.(z) = K (1 - B„)V, (z) + z” ' 6 V.,(z) 3.64ta g e b e ta
V^Cz) = (1 - 3g)(1 - z Y  V^^(z) + z  ̂ 3g V^(z) 3.65
substituting equation 3.31 and 3.65 into 3.64 gives
Vfd(z) = Kg(1 - 3^)(V^ - V^) - Kg(1 - 3g)((1 - 3g)(1 - z I  V^^
+ z-1 3; V^) + z-1 3e Vf, 3.66
29
Equations 3.66 and 3.65 give a solution to the response of the 
AVR model.
3.5.3 The Diesel Engine and Governor Model
The diesel system transfer functions in the s plane have been 
developed in equations 3.38, 3.40 and 3.42, these may be trans­
formed into the z. plane as follows: 
from equation 3.40
where 8 3 = 3.68
from equation 3.38 if - w, then 3.69
T. (z) (1 - S,)K,(1 + T,(1 - z"’)/T)in _ ______ L I_______ 1______________
' (1 - z"’ 6 2 )
3.70
where 3^ = 3.71
Equations 3.67 and 3.70 can be rearranged as:
-  8 3 )"in(=) + 8 3  3.72
T. (z) = K.(1 - 3-)(1 + T,(1 - z“ ^)/T)oj (z) + 3. T.^(z)3.73in I z 1 e z in
Both equations 3.72 and 3.72 contain terms of components that refer
to the current sampling instant and, as such, cannot be solved by
numerical methods.
Substitution of T^^ in equation 3.72 gives:
T ^(z) = (1 - 3-)K(1 - 3-)(1 + T,(1 - z" V t )oj (z )out 3 Z 1 e
+ 3g z"^ T. (z)) + 3_ z“  ̂ T ^(z) 3.74z in 3 out
30
Let cc, = (1 - S3 )Kj(t - 6 2 X 1 + T^/T) 3.75
«2 = - (1 - BgiKjCT - ?.^)T^n 3.76
Oj = (t - 6 3 ) 6 2  3'77
equation 3.74 becomes:
—  1 _i
"out(=) = - “2 ^ )"e(z) + “3 ^ "in(=)





W  (1 - z-i)j
hence
3.79
where T = T  _ - T  - T .  3.80a out elec loss
transforming equation 3.79 gives:
3.81
?a(:) T
w(z) = --- =  + z w(z) 3.82
from equation 3.69
w (z) = w (z) - T (z) ^  - z  ̂ w(z) 3.82e r a J
substituting equation 3.83 into equation 3.78:
T^^^(z) = (a.j - ^ 2  z b(oj^(z) - T^(z) j  - z  ̂w(z))
+ a z  ̂ T. (z) + B z  ̂ T (z) 3.843 in 3 out
substituting equation 3.80 into equation 3.84:
"out(=) = ( " 1 - “ 2 - ("out ' "elec ' "loss^ 7
- z  ̂ w(z)) + a z  ̂ T. (z) + 3q z  ̂ T (z) 3.853 in 3 out
31
which rearranges to give
+ *, 7) = + ("elec + "loss) 7 '  "(=))
- «2 :"^("r(z) - ("out ‘ "elec ' "loss^ 7 ‘ *(=))
+ a- z  ̂ T. (z) + 3 z  ̂ T .(z) 3.863 in 3 out
let C = (1 + ^0
hence
- 1  Wp(z) Ta
?out(:) = (*1 - : “2  ̂—  + (?elec + ^loss^ "CJ
—  1 —  1Ta z a z
- ("elec + "loss) " T  ’ "(=)
z"2
* “ 2 —  "(:) + “ 3 —  "in(=) +
'’a T -1 T . z out(z)
3.87
Equations 3.87, 3.73 and 3.82 describe the operation of the
diesel engine and governor model.
3.6 Simulation Implementation
The real-time simulation of the system described is carried out on
a distributed processing system based on the Motorola MC 68000 micro- 
28 29processor * . The MC 68000 is a 16-bit micro-processor that can run
at up to a 8 MHz clock rate. The processor can handle 8 bit (byte),
16 bit (word), 32 bit (long word) and individual bit and binary coded 
decimal data types. It has a very comprehensive and large set (18) of 
32 bit internal registers, 7 address, 8 data, 2 stack pointes and a
32
status register. There are 7 interrupt levels with 256 interrupt 
vectors.
The processor can access its data bus both synchronously and 
asynchronously and controls direct memory access arbitration. The 
MC 68000 has a system of traps for locating illegal instructions, 
odd addresses, bus exceptions and calls to executive routines, with 
two states of privelege (user or supervisor) that enable monitor and 
user programs to be virtually independent of each other.
The processor features full bus arbitration to allow the use of 
direct memory access by other devices or allow a very tightly coupled 
multi-processor scheme with individual processor sharing the same bus.
The major requirement in using the MC 68000 is that the system 
should be capable of multi-processor operation with high speed transfer 
of data between individual processors. This is achieved by a global 
structure bus with a transmission media of 40 way twisted pair ribbon 
cable using each twisted pair as a balanced current loop, thus allowing 
20 signals to appear on the global bus. The width of data was set to 
be eight bits (1 byte) to increase the effective data throughput.
The transmission link operates at 8 mega-bytes per second 
transfer rate, with arbitration being controlled by 4 lines, reset, 
last byte, error and clock. Each unit has a unique identifier 
associated with it.
The method used in storing the numerical data was integer based to 
hexademical 10000 or decimal 65536. This gave the 32 bit integer data 
a range of ± 32762 down to ± 1.526 E -05, which was thought to maintain 
enough accuracy to produce acceptable results. However, there were 
problems with the internal or intermediate results generated in the 
calculations due to numerical underflows, so to extend the accuracy of
33
the internal products whilst maintaining the same precision for the 
final results, the biasing of all multipliers to hexademical 1000000 
or 16777216 decimal was made. This is 8 bits higher than previously 
used. All internal calculations were made at this base until the final 
values were produced, these values were then lowered back to the base 
of 65536 for storage and transmission.
The complete implementation of a single machine system was made on 
a three processor system. One processor was only involved in monitoring 
whilst the other two calculated the system response. Communication 
between the various parts of the simulation was implemented using the 
global communications network.
The communication between nodes was structured by process numbers. 
These process numbers were associated with the transmitting and 
receiving tasks and not the physical communications link or processor 
system. Process numbers were arbitrarily assigned, all numbers below 
64 are for tasks that are directly involved in the simulation of the 
model, whilst numbers 64 and above were for the two way communication 
between the simulation tasks and the monitor task. This configuration 
is shown in Figure 3.4.
The monitoring processor ran in parallel with the simulation and 
captured simulation data from the communications network. This data 
consisted of field voltage, speed, terminal voltage and direct and 
quadrative axes currents and was stored in large data buffers. These 
buffers were then used to supply information for the responses of the 
simulation to be plotted and recorded for later analysis.
The monitor process also allowed the user to apply a 3-phase fault 









Multi-processor Single Machine 
Im plem entation
35
parameters, feedback gains, control loop references and bus-bar 





THE LABORATORY MICROMACHINE SYSTEM
4.1 Introduction
Micromachine systems enable extensive experimentation which 
would ideally be performed on an actual system, to be carried out 
under laboratory conditions with little risk to expensive plant.
Model machines of various sizes have been employed in several power- 
system design studies The design of these machines
is such that they invariably require the use of a time constant 
regulator (ter) in at least one of the rotor circuits. Using feed­
back circuitry, the ter introduces the effect of negative resistance 
into the rotor winding to increase the natural time constant of the 
rotor to a value found in large machines.
An investigation of the suitability of the 3 kVA Mawdsley micro­
alternator as a representative model for a ship's main generator, has
18been carried out at RNEC by Haines , who showed that the basic 
parameters of the micro-alternator can be made similar to those of 
the ship's generator. Table 4.1 shows a comparison of the basic 
parameters of the ship's generator and the Mawdsley micro-alternator.
37
Ships Generator Micro-alternator
Armature leakage reactance x^pu 0.072 0.085
Direct axis synchronous o.99 1.00
reactance
Direct axis transient , ^ ^X ,pu 0.21 0.26reactance d
reactlnce^^ subtransient o.l4 0.15
Direct axis subtransient
short circuit time constant d
Quadrature axis synchronous ro nX pu 0.68 0.72reactance
Quadrature axis subtransient „ ^ ^^ X pu 0.14 0.14reactance q
Inertia constant HkWs/kVA 2.55 2.40
Table 4.1. Basic Parameters of Ships Generator and Micro-alternator
4.2 Micro-alternator and Time Constant Regulator
The micro-alternator is a specially designed 3.0 kVA, 220 V,
7.9 A, three-phase, 50 Hz, 4 pole machine as described by Hammons
33and Parsons . The micro-alternator is designed to have similar 
per-unit mutual and leakage reactance as those of large synchronous 
machines, but, for the purpose of modelling a ships generator, the 
micro-alternator was re-rated to 3.5 kVA, 270 V, 7.5 A, 60 Hz. This 
has the effect of changing the base impedance of the alternator 
from 16.1 ohms to 20.8 ohms and the per-unit impedances are therefore 
changed by a factor of 0.775. Further, by overfluxing the micro­
alternator, the 1 per unit voltage point is moved further up the open 
circuit characteristic into the saturated region. Therefore, by 
increasing the voltage rating of the alternator and reducing its 
current rating, the per unit quantities may be reduced and, at the 
same time, a desirable increase in the magnetic loading of the
38
alternator may be effected. It should also be noted that with the 
micro-alternator operating further up its open-circuit characteristic, 
the unsaturated and saturated synchronous reactances will now have 
different values.
It is well known that the micro-alternator direct axis 
transient time constant is not representative of a large machine.
35To compensate for this, a time constant regulator developed by Martin 
is used. It can be shown that, by the use of a high gain amplifier and 
feedback techniques, the effective time constant of a circuit is 
determined by the feedback transfer function. For the micro-alternator, 
a shadow winding is provided which is tightly coupled to the main 
field winding. The shadow winding is used to obtain a signal prop­
ortional to the induced voltages in the main field. Figure 4.1 
shows the circuit diagram of the time constant regulator used to make 
the micro-alternator time constants correspond to those of the ships 
generator.
4.3 Analogue Model of Automatic Voltage Regulator
The required transfer function representation of the automatic 
voltage regulator has been developed in Section 3.3. The analogue 
model used to implement the automatic voltage regulator is shown in 
Figure 4.2, the output of this circuit is used as the input to the 
time constant regulator circuit of Figure 4.1.
The automatic voltage regulator circuit includes a low gain input 
for the implementation of auxiliary state feedback. The low gain input 
corresponds to feeding directly into the main field winding of a ship's 
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4.4 The Prime Mover
The micro-alternator is driven by a separately excited 220 V,
4 pole dc machine, the speed of which may be varied using conventional 
armature and field voltage speed control methods.
The nominal output of the separately excited dc motor is 7.5 HP 
at 1500 rpm, the armature being wound for a 220 V dc and the separately 
excited field for a low voltage supply of 10 V dc with the field coils 
connected in parallel or 40 V dc with the field coils connected in 
series. At the non-drive end, the motor has an overhung flywheel 
with detachable ring annuli which allows the inertia constant, H, of 
the complete set to be varied from 2 to 5 seconds.
In order to model a typical ship's diesel prime mover, a 
real-time single transistor controller is used with the dc motor 
A block diagram of the torque controller is shown in Figure 4.3.
A Darlington connected power transistor operating in a class D switching 
mode is used to control the armature current of the dc machine. The 
armature current and hence the output torque of the machine is kept 
constant with the speed feedback loop opened. The control of the 
output torque is realised by using the machine as a separately excited 
dc motor provided with constant excitation current, so that the output 
torque is proportional to the armature current. Hence, the torque 
feedback signal is simply derived by feeding back the volt drop sensed 
across a non-inductive resistor placed in series with the armature 
circuit.
The required transfer function representation of the Paxman 
Ventura governed diesel engine has been presented in Section 3.4 and 
the analogue model representation of the system is shown in Figure 4.4,
42
CDM— CL)o U )
rO JQOL- D
O C
-4 — • >
CD CD
Figure 4.3
Block Diagram of Torque Controller
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Governed Diesel Engine Model
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which includes a preset over and underspeed protection circuit.
Provision is made for supplementary stabilising signals to he 
fed into the summing junction.
4.5 Fault Throwing System
The analytical studies use a 3-phase short circuit at the 
generator terminals as a standard fault for comparison purposes.
In order that meaningful comparisons may be made between analytical 
results and physical results, it is necessary to provide a fault 
throwing system which produces consistent fault duration and 
repeatable instant of fault initiation.
Three pairs of back to back connected thyristors are used to apply 
the short circuit to the generator busbar. Figure 4.5 shows the logic 
diagram of the triggering system. The instant of fault inception is 
determined by a monostable circuit (C2) which is triggered by a zero 
crossing detector circuit (Cl). The output of the monostable (02) 
is gated to trigger a second monostable (04) which determines the 
duration of the fault period. The fault producing pulse is connected 
to the gate of each thyristor via a single transistor drive circuit 
(T1), which incorporates a local oscillator circuit producing break 
up pulses which will be coupled via the pulse transformer in the emitter 
of T1.
4.6 Terminal Voltage Transducer
The terminal voltage of the micro-alternator is connected to 
three single phase transformers which provide isolation and voltage 
reduction. The isolated voltage is full-wave rectified and filtered 
before being sampled by the analogue to digital converter.






























The capacitor-resistive filter is designed to reduce the 300 Hz 
ripple on the full-wave rectified waveform without seriously 
degrading the transient response of the transducer.
The terminal voltage transducer is used to supply both the 
terminal voltage analogue to digital converter and the sensing voltage 
to the analogue model of the automatic voltage regulator. The 
summation of sensing voltage and reference voltage is performed by 
an operational amplifier in the a.v.r model, and the use of a floating 
signal removes ground reference problems.
4.7 Speed Measurement Transducers
The diesel engine and governor models used an analogue speed
37signal derived from a tacho generator, but it has been shown that 
transient velocity measurements require a speed signal with considerably 
less noise content. Problems were also experienced with constant 
adjustment of the dc level backing off circuits which were necessary 
to prevent drift problems. The speed deviation is often small 
compared with the steady state level and the signal value may only 
be of the order of the noise present in the tachogenerator system.
To overcome the problems associated with the analogue speed 
signal, a shaft mounted-digital transducer was used The trans­
ducer consists of a slotted disc which passes between an infra-red 
source and detector assembly as shown in Figure 4.7. The slotted 
disc contains eight evenly spaced slots milled into the circumference. 
One of the slots has its trailing edge displaced thus producing a 










For the four pole micro-alternator, new data is only available 
at the end of a sample period. The effect of sampling over a complete 
revolution is to introduce a time delay into the system. If the 
mean speed is assumed to be valid at the mid-point of the sample 
period, then a delay of 2 0  ms is the penalty introduced by the discrete 
nature of the speed measurement system.
To obtain the acceleration of the system it is convenient to 
perform manipulations directly on the period quantities rather than 
first converting the readings to speeds. In this way a compromise 
is obtained between processor effort and accuracy.
By failing to obtain the reciprocal values an error of less 
than 1 % is introduced in the final value. •
The acceleration of the system can be obtained from a simple 
first difference of speed values over a small time interval as in 
the following equation:
A V - W ,^  ^ 4 1AT AT
Period information becomes available at 5 ms intervals. The data
is in the form of a count of micro-seconds for the last complete
revolution. The notation C will be used to label each count, wheremn
m is the counter unit.number m = 0, 1, 2 ... 7 and n is the sample 





C* C mn mn
4.2
where C* denotes the count available AT after C , and k is the mn mn




Figure 4.8. Photo Detector Output 
The index slot pulse is used by the control electronics of the 
speed counter to synchronise the photo detector pulses with the 
mechanical shaft position.
By using the same photo detector to both start and stop the 
period count, the mechanical alignment problems are considerably 
simplified. A small adjustable aperture is incorporated in the 
photo detector to minimise the effects of any spurious reflections.
The aperture is 0.1 mm and at synchronous speed (1800 rpm), the rotating
slot travels at approximately 0 . 0 2  ram per ps, so that the transit time
for the leading edge is of the order of 5 ps.
Figure 4.7 shows the slot detection circuitry and pulse decoding
arrangements. The slot detection circuit uses an operational amplifier 
to square and amplify the photo detector output.
The pulse decoding logic is required to detect the index slot 
pulse by comparison with preset timing monostable circuits. The 
index slot pulse is then used to reset a three stage counter which 
supplies a 1 out of 8 demultiplexer to enable the serial photo 
detector pulses to be output in parallel form on eight line drives 



























Equation 4.2 may be rewritten as:
Aw k 2ir fc C*
AT 1
mn mn
C* C mn mn
4.3
The product term C* C in the denominator of equation 4.3 producesmn mn t, r
9
a value of the order of 1 . 6  x 1 0 , and in view of the small speed
changes C* C may be assumed to be constant giving:° mn mn o o
-3
where has the value 7.85 x 10 rad/s.
Haxell has shown that taking the period difference over the 
minimum time produces the noisiest signals. This problem is 
associated with the quantisation in the period data and becomes most 
apparent as the system returns to the steady state. A compromise has 
to be made between time delay and noise on the transient velocity 
signal.
Figure 4.IOshows the acceleration curve taken from the micro­
alternator running at full load when, at a time of 0.5 s, a three phase 
short circuit of 200 ms duration is applied. The sample interval is 
set to 2 0  ms and it can be seen that the noise is of a relatively 































Acceleration Curve from Photo Pickup
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CHAPTER 5
THE DATA ACQUISITION SYSTEM
5.1 Introduction
Data is acquired from the micro-alternator system in order to 
generate the required feedback control signals and to show the effect 
on the system performance of applying the controls.
The digital system at RNEC was originally implemented with a
38 39Digital PDF 11/20 minicomputer and an Intel 8080 micro-processor *
The 8080 micro-processor is an eight bit word device with very limited 
interrupt capability and poor arithmetic capability, in particular the 
multiply and divide operations have to be implemented by software routines, 
and are prohibitively time consuming. It soon became obvious that it 
would not be possible to compute the required control signals in the 
8080, so the PDF 11 was used to perform calculations on the data presented 
to it by the 8080, with the results then transferred back to the 8080 
for output as control signals. This data transfer system was hampered 
by the fact that the eight bit words of the 8080 had to be formatted 
into sixteen bit words for transmission to the PDF 11, and the process 
reversed when the 8080 was receiving words from the PDF 11.
The interrupt priority handling of the 8080 was handled by a 
custom built peripheral interrupt priority card which offerred a means 
of ordering interrupts in a daisy chain, but did not implement any 
means of setting at which level interrupts could be accepted.
To overcome the problems of the basic 8080 instruction set, the 
interrupt handling and the word size, it was decided to use the Texas 
TMS 9900 micro-processor The TMS 9900 has a sixteen bit word, un­
signed multiply and divide as part of the instruction set, and fifteen 
levels of maskable interrupt.
The original PDF 11/20 used the RT-11 operating system which 
is a single user programming and operating system. RT-11 allows one
55
program to reside in memory at any time, and therefore is not suitable 
for multi-machine systems, or for simultaneous development of several 
programs. Because it was envisaged that more than one micro-alternator 
will be connected to the PDF 11, the decision was taken to change to a 
PDF 11/34 using the RSX-11M operating system RSX-11M is a disk
based operating that can be used as a multiprogramming system and as 
a real-time system.
This chapter describes the major elements of the present digital 
data acquisition system using a PDF 11/34 and TMS 9900 micro-processor. 
Figure 5.1 shows a block diagram of the overall system.
5.2 The Interface Between PDF 11 and TMS 9900
The interface is required to enable bidirectional data transfers 
to take place between the two processors. The philosophy of the inter­
face system is to implement the following functions;
(1) Down line loading of micro-processor programs from the 
PDF 11.
(2) Software debug using the PDF 11 to supervise operation 
of the program within the micro-processor.
(3) Bidirectional data transfer between the PDF 11 and the
micro-processor under program control.
The interface of the PDF 11 uses a Digital Equipment Corporation DR11C 
43 . .module , which is a general purpose parallel 16-bit interface designed 
to control data transfers from the PDF 11 to an external peripheral.
The interface function of the TMS 9900 is split between the two 
logically independent cards. One card contains the down line loading 
and debug circuits. The cards are termed the data transfer unit (DTU) 
and the digital interface (l/F).
The connection between the PDF DR11C interface and the TMS 9900 
interface uses a parallel data link consisting of twenty twisted pair
56
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current loops for each direction. A connection schedule is shown in 
Appendix E.
5.2.1 PDF 11 Interface
The Digital Equipment Corporation DR11C module consists 
of three functional sections: address selection logic, interrupt 
control logic, and device interface logic.
The address selection logic determines if the interface 
has been selected for use, which register is to be used, and what 
type of transfer (input or output) is to be performed.
The interrupt control logic permits the interface to 
gain bus control and perform program interrupts to specific vector 
addresses. The interrupt enable bits are under program control; 
the interrupt bits are under control of the TMS 9900 interface.
The interface logic consists of three registers: control 
and status, input buffer, and output buffer. Both the input and 
output registers are 16 bit parallel units. The control and status 
register allows for two interrupt signals from the TMS 9900 inter­
face with independent enables and two program controllable output 
bits
It is necessary to have some means of differentiating 
between data transactions with the Data Transfer Unit (DTU) and 
transactions with the l/F. The DR11C control and status register 
bits CSROO and CSR01 offer the means of making the distinction. 
Table 5.1 shows the CSR bits and the corresponding data mode used.
CSR01 CSROO Data Mode
0 0 DTU data
0 1 Not used
1 0 I/F data
1 1 I/F control
Table 5.1 
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5.2.2 Data Transfer Unit (DTU)
The DTU has been designed to use the hand shake and 
interrupt structure of the PDF 11 DR11C. Figure 5.2 shows a 
block diagram of the DTU system.
DTU controlled data transfers are made in 16 bit 
parallel fashion with a full hand shake system for controlling 
the flow of data.
The positive action of the hand shake system enables 
data transfers to take place without fear of data loss. If 
the full potential of each processor is to be realised, it is 
necessary to employ an interrupt based approach to the data 
transfer system.
Separate interrupts with software programmable priority 
are available for input and output transactions. The possible 
priority levels range from the highest at level 1 to the lowest 
at level 15. Thus each processor may be performing a low 
priority, process, which may be interrupted whenever a higher 
priority process is required. A complete description of the 
DTU operation is given in Appendix E.
5.2.3 TMS 9900 Interface Unit (I/F)
The I/F system is required to fulfill two functions: 
down line loading of micro-processor code into TMS 9900 memory 
and a debug facility for control of program execution.
During the down line loading process, emphasis has been 
placed on the reliability and accuracy of the loaded program.
At each of the required micro-processor memory locations, the 
data is first written and then read to check that the operation 
is successful, thus requiring several PDF 11 operations to fill 
and check a memory address. When the next location is loaded, 
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The debug facility allows the TMS 9900 to operate at 
full processor speed until a preset breakpoint is encountered.
By use of an extended operation trap instruction , at the 
required address, control is passed to a short routine which 
allows the interface to gain control of the micro-processor 
busses. The use of the extended operation context switch for 
debug routines is a powerful feature, since the entire working 
environment of the program code is available. The work space 
pointer, program counter and processor status are all available 
for inspection. With the exception of only three registers 
internal to the cpu, all registers are resident in main memory 
and may be read and modified as required during the debug session.
Figure 5.3 shows a block diagram of the I/F unit. A full
description of the I/F is given in Appendix E.
5.3 Input and Output Ports
A section of the TMS 9900 memory map has been set aside for dedi­
cated use of the input/output devices. Access to this 64 word block
of memory is controlled via a main rack buffer card which provides
block decode of the memory addresses and the necessary bus buffering.
The input/output devices are all located in an auxiliary rack which is 
controlled by an auxiliary rack buffer card connected to the main rack 
buffer.
Circuit diagrams and connection schedules of the buffer cards
and input/output ports are shown in Appendix F.
5.3.1 Main Rack Buffer
The main rack buffer connects the auxiliary rack buffer 
to the TMS 9900 system busses. The buffer card provides initial 
block decode of the memory locations used for the input/output 
ports, and the necessary bus buffering. Sixty four memory addresses 
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are used as control registers for devices requiring interrupts 
to be placed on the TMS 9900 system interrupt bus. The remain­
ing fourty eight locations are available in the auxiliary rack.
5.3.2 Auxiliary Rack Buffer
The auxiliary rack buffer card not only provides the 
address and data bus buffering to the main rack, but also 
interfaces the speed transducer pulse decoder circuit (sec­
tion 4.7) to the speed counter cards.
5.3.3 Analogue to Digital and Digital to Analogue Ports
The measurement of analogue quantities is performed
using twelve bit successive approximation analogue to digital 
44converters . (Burr Brown ADC 80). The conversion process 
is initiated under software control by setting a start bit in 
the control and status register. Conversion speeds of 25 jjs 
are used so no facility to interrupt the micro-processor on 
completion is provided, but the status of each converter is 
available for interrogation as a bit in the control and status 
register.
The micro-alternator terminal voltage is rectified and 
filtered by the transducer circuit shown in figure 4 . 6  and then 
converted to digital form. The micro-alternator field voltage 
is derived from the analogue model of the automatic voltage 
regulator shown in figure 4.2. A further analogue to digital 
converter is available for the measurement of any miscellaneous 
quantity.
Two digital to analogue channels are provided. One is 
used to provide the transient state feedback signal into the 
excitation control system; the other is used to provide the 
transient state feedback signal into the diesel governor control
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5.4 Period Counter System
The pulses from the slotted disc transducer via the slot 
detection circuitry, described in section 4.7, are used as stop/start 
pulses for a counter system. As one counter is stopped the next coun­
ter, in sequence, is started. Appendix F shows the circuit diagram 
of a period counter and explains the stop/start timing sequence. The 
counter output is latched and presented as stable data to the TMS 9900 
data bus via the main and auxiliary rack buffers.
When a counter receives a stop pulse the corresponding done flag
is set in the acceleration transducer control and status register located
on the auxiliary rack buffer card. When the done flag is set an interrupt
(level 4) is sent to the TMS 9900 which causes the control and status
register to be read to determine which counter is done. The action of
reading the period data buffer register automatically resets the counter
done bit; the interrupt is removed as part of the interrupt service 
45routine . The interrupt priority is fully software programmable by 
loading the required level into the interrupt priority section of the 
acceleration transducer control and status register.
5.5 Summary
The data acquisition system described in this chapter uses the 
Digital PDF 11/34 and its RSX-11M operating system as the main facility 
for data storage and display. Program development and cross-assembly 
is also carried out on the PDP 11/34. A Texas 9900 micro-processor is 
used for the primary task of data collection and control implementation. 
Bidirectional data transfers take place between the PDP 11/34 and the 
TMS 9900 by means of a DR11C module in the PDP 11/34, and the data 
transfer unit and digital interface units in the micro-processor system.
The data collection facility of the TMS 9900 is implemented by 
an auxiliary rack containing analogue to digital and digital to analogue
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ports. The auxiliary rack also houses the digital counter system which 
is used to derive shaft speed and acceleration information from the 
stop/start pulses provided by the optical shaft encoder on the micro­
alternator.
A secondary feature provided by the bidirectional interface 
between the PDP 11/34 and the TMS 9900 is the ability to interact with 
a program running in the micro-processor system, and hence debug the 
operating software.
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6 . THE SYSTEM SOFTWARE
6 .1 Introduction
The implementation of data collection and co-ordinate control of 
the microalternator require functions which are software controlled. 
This chapter describes the software which is used to control the 
interactions which take place between the PDF 11 and the TMS9900 
processors.
The data collection from the microalternator is initiated by an 
interrupt from the period counter system, and data transmitted from 
the PDF 11 to the TMS9900 uses a similar interrupt procedure.
The use of an interrupt driven system allows the processor to 
be executing low priority tasks instead of waiting for the next 
input/output of data.
Input/output operations for the PDF 11 are handled by the 
computer operating system. The operating system used on the PDF 11 is 
the Digital Equipment Corporation's RSXl1-M, which is a disc based 
operating system that can be used both as a multiprogramming system 
and as a real time system. The primary function of RSX-llM is quick 
response to real time events. However the multiprogramming capabi­
lity of the system allows this real time activity to be combined 
with less time dependent activities. RSX-llM allocates central 
processing unit (CPU) time to the various tasks running on the system. 
Active tasks compete for CPU time on the basis of priority. The 
priority of a task may be determined when it is running, hence 
programs may be developed at a low priority, and then run at a high 
priority if they require real time response.
Since all the necessary control functions are implemented 
within the TMS9900, and the PDF 11 is used primarily as a data logger
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and intelligent terminal, it is not necessary to maintain continuous 
communication between the microprocessor and the PDPll. The software 
developed for the microprocessor allows for both recoverable time 
slips in communications caused by moderate extensions in transfer 
cycle time and total gaps in the data record, which occur if PDPll 
activity is so great that normal time slip contingency fails to 
remove the backlog. The communication between the TMS9900 and the 
PDPll is handled in the microprocessor by specially developed soft­
ware which forms the foundations upon which all the TMS9900 programs 
are based.
6.2 Input/Output Device Handler of PDPll
In Section 5.2.1 the hardware interface arrangements are 
outlined, but it is necessary to supply a specialised software package 
to handle the protocol of data transfers between the DRllC module of 
the PDPll and the TMS9900 microprocessor. An I/O device handler is 
an asynchronous process that calls and is called by the RSXl1-M 
executive to service an external device. An I/O device handler 
receives and services interrupts from its external device, initiates 
I/O operations when requested to do so by the RSXl1-M executive, 
cancels in-progress I/O operations, and provides functions to cope 
with power failure and device timeout.
The actual data transfer between the PDPll and the TMS9900 is 
performed in parallel sixteen bit words and a simple protocol is 
adopted. The first word of any data transfer is an identifier which 
is followed by a word count. Data then follows until the end of 
transmission when a check sum is transmitted. The check sum is the 
twos conçlement of the sum of all preceeding words, including the 
identifier and word count for the particular transfer.
67
This simple protocol provides several useful means of checking the
validity of any data transfer. Firstly the initial piece of data
must be a valid identifier, secondly the predicted word count must
tally with the actual count of data transfers. Finally the predicted
check sum may be compared with that actually received, and although it
is theoretically possible for multiple errors to have a self
cancelling effect, it is most unlikely that this will occur in
practice with a sixteen bit check sumi
6.3 Input/Output System of TMS9900
Instead of including the necessary code to perform input/output
operations in each program written for the TMS9900, a specialised set
of software has been developed which provide the input/output functions
This set of software makes use of the extended operation instruction 
0 .(XOP) , which offers a means of expanding the TMS9900 instruction 
set. The execution of an XOP is illustrated in Figure 6.1 and consists 
of the following events:
(1) identify the XOP number (N) and locate a transfer vector in
memory at the address OOAO^g + 4 x N.
(2 ) use the transfer vector word one as the new workspace pointer
value and the second word of the vector as the new program counter
value.
(3) save the old contents of workspace pointer, program counter 
and status register in the new workspace registers 13, 14 and 15 
respectively.
(4) store the effective address of the source operand in the 
new workspace register 1 1 .
Thus XOP initiates a context switch with the added benefit of 
direct passing of a parameter address to the new workspace (register 
1 1 ).
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2 Total number of current Q elements
4 Pointer to next free Q slot
6 Maximum number of Q elements
10 Initialisation routine WP
12 Initialisation routine PC
14 Current Q element
16 Next Q element pointer







12 Completion routine WP
14 Completion routine PC
16 Error routine WP
20 Error routine PC
Figure 6.3 Function Block Definition
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The XOP call is a software trap to a pre-defined routine.
The parameter is a pointer to a table detailing the required 
function. One of the advantages of predefining a table driven 
structure is that much of the processing may be performed by common 
code, with only device dependent elements being coded separately.
The two main data structures are the Device Block (DB) shown in 
Figure 6.2 and the Function Block (FB) shown in Figure 6.3.
The device block contains all the necessary parameters and 
pointers to start and propagate input/output related to a specific 
device. It is maintained solely by the system and separate device 
blocks exist for PDPll input and output.
The function block is generated by the user and acts as an 
information link between the system’s software and the user. When 
queuing an input/output function the address of the function block 
is transferred to the system’s software as the parameter of the 
extended operation.
The flow chart of Figure 6.4 details the process of queuing an 
input/output request. If the request is valid, a pointer to the 
function block (FB), Figure 6.3, is inserted in the device block 
(DB) queue for the appropriate device. Figure 6.2. If the DB queue 
is empty prior to the insertion, then the transfer initialisation 
code is entered immediately and the relevant hardware is set up, 
otherwise the element is queued pending the availability of the 
hardware. Return is made to the user program with the carry bit 
clear, if the request element was queued successfully. On error 
detection the carry bit is set and further information regarding the 
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- I Illegal function request
- 2 No room in device queue
If the queuing is successful the input/output continues under 
interrupt control until complete.
If the input/output transaction is not successful the user 
specified error routine is entered. The flow chart of Figure 6.5 
shows the common completion routine for an input/output transaction. 
After the error routine has been executed the function block is 
tested for a user supplied completion routine. The code continues 
to dequeue the current queue element and, if necessary, ripples the 
remaining queue elements and initiates the next transfer. The status 




0 Transfer in progress
- 1 Hardware error
- 2 Identifier error
The input/output transfer system enables two distinct points at 
which errors may be found. The first is at the initial queuing stage 
prior to any physical transaction, which is always determined at a 
fixed point in the operation of the program. The second error 
detection phase is generally asynchronous with the user program, since 
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The error handling routine facility allows the user to determine the 
type of action to be taken. Similarly the completion routine may 
be used to initiate a flag manipulation routine when the input/output 
transfer finishes.
Table 6.1 shows other extended operation routines which are 
available to the user. XOPs 4 and 5 are not defined in the present 
system. XOP 6 provides a null job for the processor which is used 
whilst the processor is awaiting further interrupts. The null job 
causes the data display lighss to execute a rotating pattern sequence 
which is an indication to the user of the amount of free time avail­
able in the processor.
XOP 1 COMMUNICATION XOP










Valid function codes are:
1 - read from PDP to buffer
2 - write to PDP from buffer
3 - communicate with timer or terminal depending
on sub-function code
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XOP 2 WAIT FUNCTION
Waits for an XOP 1 function to complete
XOP 3 RESET FUNCTION
Resets communication system to initial state.
XOP 6 NULL FUNCTION
Causes system to suspend execution of a program 
and causes a rotating pattern of data lights.
XOP 7 ERROR FUNCTION
Handles error returns and indicates source of error.
Table 6.1 Extended Operations
XOP 7 is a routine to trap errors, and uses an error 
address which enables the severity of the error to be assessed. If 
the error code is positive the error is treated as a 'soft* error 
and the error number is stacked for future reference. If the error 
code is negative the XOP will not return to the main program and a 
controlled shut down of the system will be initiated.
6.4 PDPll Data Collection Software
When data is being collected from the microalternator system the 
PDPll acts as a data logging device and interface between the TMS9900 
system and the user. Although the microprocessor is continually 
collecting and storing data from the microalternator system, the 
PDPll only collects data immediately prior to and during the transient 
period following the application of a fault to the system.
The flowchart shown in Figure 6.6 shows the software used for a 
single machine system. The commencement of data collection by the 
PDPll is under the control of the user. The microprocessor indicates 
to the user when a complete set of data has been collected, and the 
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transfer of data from the microprocessor to the PDPll. The user has 
the option of viewing the data at a terminal before the data is 
stored on a disc file. The disc file of data is formatted to be 
suitable for subsequent display and scaling with the plotting 
routines.
The gain values to be applied to the acceleration state feedback 
may be entered by the user at the start of the data run, and subse­
quent data collections may use different values. The control data 
is passed to the microprocessor where it is applied to the feedback 
signals which are generated by the TMS9900 control and data collection 
software.
6.5 TMS9900 Control and Data Collection Software
The TMS9900 software for control and data collection is interrupt 
driven after the initialisation process has been completed. The flow 
chart of the initialisation is shown in Figure 6.7. Once any pending 
interrupts have been cleared and interrupts are enabled from the 
speed transducer and the low voltage transducer the program terminates 
with a call to XOP 6, which is the null job routine in which the 
microprocessor awaits subsequent interrupts.
The most important interrupt is from the speed transducer which 
occurs every 5 mS, the subsequent interrupt service routine is shown 
in the flowchart of Figure 6.8. Speed and acceleration are calculated 
every 5 mS and the data is used for the state feedback to the excita­
tion and governor systems. Every 20 mS data is added to the data 
queue which is used to maintain a 0.5 s data buffer until the occurrence 
of the line fault, when the data queue is extended to allow 8.5s of 
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When the data queue is full the microprocessor waits for the 
transmission code from the PDPll, and then transmits the data using 
the input/output protocol described in sections 6.2 and 6.3.
A low terminal voltage from the microalternator will cause an 
interrupt which dissables any further response to low terminal 
voltage and sets a line fault flag which is not reset until the end 
of the control period. This removes spurious fault flag operation as 
the terminal voltage rises.
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CHAPTER 7
SINGLE GENERATOR CO-ORDINATE CONTROL 
THEORETICAL STUDIES
7.1 Introduction
This chapter presents the results of a theoretical study of 
the single generator system using the model and imp1mentation 
described in chapter 3. Theoretical studies ^5,16,46,47 
infinite busbar systems have shown that significant improvement 
in transient stability can be achieved by suboptimal controls 
applied to the excitation and governing systems of turbo-generators.
Previous work on the application of optimal control theory to 
power system control has been based on the linearisation of
the non-linear system model equations about an operating point, and 
then minimising a scalar quadratic performance index by solution of 
the matrix Ricattc equation. These techniques produce system 
controllers which will be effective for small disturbances about the 
chosen point of linearisation. However, these controllers may not 
remain optimal for large disturbances or for different settings of 
the system load.
13 15Recent interest in power system control ’ has moved to 
the derivation of optimal controllers from the inherently non-linear 
power system model. Optimal control theory requires that, for the 
optimum response of a system, it is necessary to feedback all the 
system states. However, it may not be possible or practical to 
generate all the states. One alternative to the strictly optimal 
approach is to confine the feedback to only those states which are 
measurable, thus producing a sub-optimal controller. It is often 
found that the system response is more sensitive to some states than
%2
others and, in this case, little benefit will be gained from feeding 
back the entire set of states. By assuming the form of the state 
feedback, the problem of determining the best system gains can be 
transformed from the general optimal control problem to one of 
parameter optimisation by function minimisation of a chosen 
performance index.
When considering the use of extra feedback signals, those 
signals with the most important contribution to improved system 
performance should be selected. Daniels and Lu have reported 
studies of single variable optimisation techniques in which an 
extra feedback signal has been used in the excitation system of a 
turbo-generator. Hazell*^ has used the same techniques for the 
application of an extra feedback signal into the excitation and 
governor turbine system of a turbo-generator. Such studies have 
indicated that rotor acceleration and transient electrical output 
power are very effective signals for supplementary stabilising feed­
back.
This study is restricted to the additional state feedback of 
rotor acceleration into both the excitation and governor controls of 
the system. The combined action of this extra state feedback with the 
conventional terminal voltage and speed deviation signals should 
produce a co-ordinated control scheme.
7.2 The System
The single machine system studied in this investigation is 
shown in the block diagram of figure 7.1. The system parameters 
used in the study are those shown in Chapter 3. The synchronous 
generator is represented by the Park’s two axis five winding model 





















Provision for supplementary state feedback to the governor 
model is the input Vg^ and its associated gain whilst the extra 
feedback to the avr model is the input Vg^ and the gain K^. The 
output of the avr is limited to prevent reversal of the field 
excitation, this simple constraint is the only attempt made to 
represent the effects of brushless excitation
7.3 Response Optimisation
In general, it can be assumed that a sub-optimal controller 
for a non-linear system is some function of all the system states. 
In this study, the extra feedback signal is a linear function of a 
single state, thus for the governor system
Vj, - K, ix, 7.1
Similarly, for the excitation system, the extra state feedback 
is given by
^S2 * ^2 ^^2
Where Ax is the change in the feedback state from its steady state 
value, and R^ and Kg are the optimising parameters. In this study, 
the rotor acceleration is used for the state feedback into the 
governor and excitation systems and, since there is no rotor 
acceleration in the steady state, the value of the acceleration may 
be used directly. The optimum values of the feedback gains K^ and 
Kg correspond to the gain parameters T^ and K^ shown in the block 
diagram of figure 7.1.
The choice to be made for the system performance index is of 
prime importance in finding a meaningful solution to the optimal 
control problem. The performance index is selected with an 
appreciation of the mathematical techniques available to solve the
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minimisation problem, and with an appreciation of the important 
aspects of the behaviour of the system model, for example, overshoots 
or response times. A performance index used in a previous study^^ 
involving excitation control only has been shown to be inadequate 
for the co-ordinated control of both excitation and governor systems, 
since with co-ordinated control it is possible to affect the peak in 
the first rotor swing by control means. Thus both the first swing 
and subsequent oscillations should be evenly balanced as contributors 
to the chosen performance index, which has been taken to be of the 
form:
(A, iV^ + A6^)(l + A^t) dt 7.3
where AV^ is the deviation in terminal voltage. Ad is the deviation
in rotor angle and A^ and Ag are weighting factors.
Early damping of the system is ensured by the time factor
which penalises deviations which take a long time to die away. During
the fault, there is practically nothing that can be done about the
2terminal voltage deviation, so the AV^ term imparts a value comprising
a constant plus a term dependent on subsequent voltage recovery.
Limitation of the first rotor swing is automatically ensured by the 
2square term Ad which penalises large excursions. The weighting
factors are chosen to obtain the best compromise between first swing
stability, terminal voltage recovery and subsequent dancing.
The following theoretical studies were carried out on the
26real time simulation facility in the School of Electrical Engineering 
at the University of Bath.
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7.4 Theoretical Studies
Table 7.1 shows the range of fault duration, generator load 
and feedback gain values used in the theoretical studies presented.
A symmetrical 3-phase short circuit, applied at the generating 
terminals, was used as the fault condition for all of the 
theoretical studies. Before the fault was applied and after the 
fault was removed, the static load on the system was set so that the 
generator was supplying full load rated current at power factors 
of either unity or 0.8 lag.
The gain values used for the feedback into the excitation and 
governor models were chosen from a number of optimisation tests, in 
which the results of a number of feedback gain values were plotted, 
and the optimum response of terminal voltage or speed was selected.
7.5 Discussion of Results for 300 imSFault Duration and Unity
Power Factor Load
Figures 7.2 - 7.7 show the theoretical responses obtained 
when a 300 mS fault is applied to the system, which is loaded at 
7A and unity power factor. The base condition is represented by 
run 1, which shows the response of the alternator without any extra 
feedback to the excitation and governor systems. The base condition 
is characterised by a large overshoot of terminal voltage and speed 
oscillations which die away slowly.
Figures 7.2, 7.3 and 7.4 illustrate the effects of additional 
acceleration feedback into the excitation system alone (run 3) and 
then into the governor system alone (run 13). During the fault 
period, the excitation controller is swamped by the terminal voltage 
error signal, and, for any given system, the responses must be the 
same. After the removal of the fault, effective control may be
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applied to improve the system response. Figures 7.2 and 7.4 show that 
the effect of feedback to the excitation is to reduce the amplitude 
of the terminal voltage overshoot at the expense of prolonged 
oscillations in both terminal voltage and field voltage. Figure 7.3 
shows that the extra excitation feedback has a negligible effect 
on speed variations compared with that of feedback to the governor 
system alone, which has the effect of reducing the amplitude of 
the speed overswing even during the fault application, followed by 
a fast recovery as soon as the fault is cleared. However, the 
effects of governor feedback on terminal voltage and field voltage 
responses are almost indiscernable.
Figures 7.5 - 7.7 show the base condition (run 1) and the 
results of co-ordinate control to both the excitation and governor 
systems (run 20). The terminal voltage response shows that the 
amplitude of the initial overswing has been considerably reduced, 
whilst the total transient time has not been increased. The 
corresponding field voltage responses illustrate the reduced 
response time of the field voltage which produces the improved 
control of the terminal voltage. Figure 7.6 demonstrates the 
effective control of the speed response obtained with this co­
ordinate control since the amplitude of all the speed excursions 
are reduced, together with a reduction in the overall transient 
time.
7.6 Discussion of Results for Other Loads and Fault Durations
Figures 7.8 - 7.10 show the theoretical responses obtained with 
a static load of 0.8 pf lagging, and a 300 mS fault duration. Run 30 
shows the base condition of no extra feedback into the excitation and 
governor systems, and when compared to the unity power factor results
8 8
(run 1) show the expected reductions in voltage and speed 
oscillations both during and after the application of the fault.
The application of acceleration feedback to excitation and 
governor systems (run 33) uses the same gain values as those used 
for run 20, and exhibit similar improvements in the responses 
obtained for terminal voltage and speed.
Figures 7.11 - 7.13 show the theoretical responses obtained 
with a unity power factor load and a reduced fault duration of 
150 mS. The base condition of no extra feedback into the 
excitation and governor systems (run 40) is compared with the 
improved responses obtained from the application of acceleration 
feedback to the excitation and governor systems (run 43).
The responses given in figure 7.8 - 7.13 show that the 
application of single variable co-ordinate control state feedback 
has remained beneficial throughout changes to the system load and 
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SINGLE GENERATOR CO-ORDINATE CONTROL 
EXPERIMENTAL RESULTS
8.1 Introduction
These experimental results have been taken using the micro-
machine system described in Chapter 4. The data presented has been
acquired via the system described in Chapter 5, and the co-ordinate
control of the micro-machine requires functions which are software
controlled, as described in Chapter 6.
4 14It has been suggested, * that micro-machine studies should only 
be used to confirm the trends in improvement of performance predicted 
by theoretical studies. An absolute comparison of theoretical and 
experimental results is not valid under the constraint of the uncertainty 
of the knowledge of the micro-machine parameters used in the theoretical 
studies.
Several sets of results have been taken with different gain settings 
on the acceleration feedback paths, the results confirm the experi­
mentally predicted optimum gain values shown in table 7.1. A selection 
of the experimental results are presented in this chapter, and the range 
of the presented results corresponds to those shown in table 7.1, the 
run numbers used for the experimental results correspond to those used 
in Chapter 7, with the addition of a prefix letter *E*.
8.2 Results for 300 mS Fault Duration and Unity Power Factor Load 
Figure 8.1 - 8.3 show the experimental results obtained when a
300 mS fault is applied to the system, which is loaded at 7A and unity 
power factor, and correspond to the theoretical results presented in 
Figures 7.2 - 7.4. The base condition (run El) shows a reasonable
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correlation with the theoretical result (run 1), although the amplitude 
of the speed response is reduced. The magnitude of the first field voltage 
overswing, after the removal of the fault is greater in the experimental 
results, although the terminal voltage responses show similar amplitudes. 
This may be due to a slight difference in the setting of the gain of the 
automatic voltage regulator which is nominally 294. The results obtained 
from the extra feedback into the excitation system alone (runs E3 and 3) 
exhibit a different magnitude of bias in the post-fault responses of 
the terminal voltage and speed, which also suggests a discrepancy in the 
model of the automatic voltage regulator. The results obtained from 
the extra feedback into the governor system alone (runs E 13 and 13) 
show that the only significant effect is exhibited in the speed responses, 
which confirm the results of the theoretical studies.
Figures 8.4 - 8.6 show a comparison of the base condition (run E 1) 
with the results of co-ordinated control to both the excitation and 
governor systems (run E 20). The previously noted reduction in transient 
time shown by the theoretical results is confirmed by these experimental 
results, particularly for the results from the speed responses, shown in 
Figure 8.5. Again it will be noted that the effect of the excitation system 
is present, in the form of a displacement of the theoretical results shortly 
after the removal of the fault condition ie approximately 1.7 seconds into 
the data recording. The experimental field voltage response obtained with 
co-ordinate control into the excitation and governor systems clearly 
shows the noise introduced by the quantisation of the acceleration signal.
A  possible modification to the experimental procedure would be the
removal of the co-ordinate control once the system has returned to a steady
state.
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8.3 Results for Other Loads and Fault Durations
The experimental results obtained with a static load of 0.8 pf 
lagging and a 300 mS fault duration are shown in Figures 8.7 - 8.9.
The terminal voltage responses exhibit an exponential decay upon the 
application of the fault, instead of the theoretical step changes shown 
in Figure 7.8. This is undoubtedly due to two practical limitations 
of the laboratory system, firstly the non-zero impedance of the fault 
when applied by thyristors, and secondly the small impedance of the short 
cable between the point of application of the fault and the terminals 
of the microalternator.
The theoretically predicted improvements in post-fault behaviour 
are again confirmed by the experimental results, although the offset of 
the two speed response curves shown in Figure 8.8 tend to mask some of this 
improvement. It should be remembered that the speed responses are all 
plotted with a suppressed zero axis, and the difference between the 
steady states of the speed response shown in Figure 8.8 represents a 
speed difference of 0.3%.
Figure 8.10 - 8.12 show the experimental responses obtained with a 
unity power factor load, and a reduced fault duration of 150 mS. As 
would be expected, the shorter fault duration causes reduced magnitude 
of voltage and speed variations. The terminal voltage response shown in 
Figure 8.10 clearly illustrates the exponential nature of the voltage 
drop when the fault is applied, in contrast to the step change of the 
theoretical results shown in Figure 7.11.
The experimental responses shown in Figure 8.1 - 8.12 confirm the 
trends predicted by the theoretical results presented in Chapter 7, and 
show that the application of single variable co-ordinate control has 
remained beneficial throughout changes to the system load and fault
105
duration. The feedback gain values have remained the same for all the 
experimental and theoretical results which is an indication that the 
improvements in the system response are relatively insensitive to 
changes in the system load and fault duration. Daniels and Lu ^ have 
applied dynamic sensitivity methods to assess the suitability of various 
feedback signals for use in an optimised controller for a turbogenerator 
system, the results indicate that transient rotor acceleration feedback is
insensitive to large changes in the initial operating conditions of the
turbogenerator system. Although sensitivity studies of the ships finite 
system have not been carried out, it is felt that the results presented in
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Mathematical models have been developed for the representation 
of the synchronous generator using a Park’s two axis five winding 
model. The effects of saturation have been ignored in the model, 
but the generators used in Naval warships are generously rated for 
the normal working loads, and it is unlikely that saturation will 
play a large part in the post-fault behaviour of the machine. The 
two major control systems affecting the generator response are the 
automatic voltage regulator and the diesel engine and governor. These 
have been represented by the models developed in Chapter 3, where simple 
magnitude limits have been used to implement the major non-linearities 
of the control systems. The use of a brushless excitation system on 
the ship’s generator has presented insurmountable problems in modelling 
the associated time delays due to this system. A technique for modelling 
rotating ac exciters has been reported but, unless suitable slip- 
rings are provided, it is not possible to measure the required voltage- 
current characteristic of the rectifier/exciter assembly.
The diesel engine and governor have been modelled as a single 
unit, and this simple model has not allowed for the presence of a small 
transport lag between the fuel rack and the engine cylinders. A more 
complex model of diesel prime movers has been developed but it is 
considered that the simple model used in this study is adequate for an 
investigation into the control of the alternator behaviour.
9.2 Micro-machine System
The validity of using a 3 kVA Mawdsley micro-alternator as a 
model of a 1 MVA ship’s generator has been considered by Wyatt 
who has shown that by careful choice of the base voltage and current
119
ratings of the micro-alternator, it is possible to obtain a model 
with its synchronous machine parameters within 15% of those of a 
ship’s generator. This ’re-rating’ of the generator was implemented 
for this study. Excitation control of the micro-alternator has been 
incorporated by the use of an analogue model of a ship’s automatic 
voltage regulator as detailed in Chapter 4. The desired prime mover 
characteristics and governor action have been modelled around a separately 
excited dc machine using armature current feedback to achieve a constant 
torque drive; the prime mover torque/speed characteristic has been 
imposed by the inclusion of an analogue model of the governor transfer 
function.
The validity of the complete micro-machine system has been demon­
strated  ̂̂  by comparison with results obtained from a marine diesel 
generator power plant, which is installed at the Royal Naval Engineering 
College. This item of plant is identical to plant in current use in the 
ships of the Fleet.
9.3 Digital System
The digital system developed for the micro-alternator has the 
capability to acquire data and implement the necessary control laws 
upon the detection of a fault condition. The data collected from the 
various micro-alternator transducers may be preprocessed before trans­
mission to the PDP11, where a number of screen and hard copy plotting 
techniques are available, including such facilities as scaling, offset 
and overlaying of data graphs. An optical transducer has been used to 
enable the calculation of an estimate of rotor acceleration suitable 
for use in a control system, and a major function of digital processor 
system is to scale and implement the rotor acceleration feedback to 
both the excitation and governor systems.
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The data collection and control implementation are all carried 
out under an interrupt structure, which allows priorities to be allocated 
to the communication and control requirements. The digital system is 
capable of expansion to enable data collection and control of more than 
one alternator system.
9.4 Results
Theoretical and experimental responses have been presented to 
illustrate the advantages of using extra feedback into a finite single 
alternator system, when subjected to three phase fault conditions. An 
absolute comparison between theoretical and experimental responses is 
not practical under the constraints of uncertainty of the knowledge of 
the parameters of the micro-alternator, and the necessarily simple models 
of the automatic voltage regulator and diesel engine and governor systems. 
Nevertheless, similar trends in the responses are exhibited when the 
systems are subjected to a range of different fault durations and load 
conditions, and it is reasonable to assume that verification of the 
applied controls has been obtained.
The results presented in this study have been limited to the 
use of static loads on the micro-alternator system, whereas the load 
on a ship's system will be a mixture of static and active loads. The 
active load is mainly comprised of induction motors driving fan and pump 
assemblies.
If a similar system of co-ordinate control were to be applied to 
a ship's power supply system, the data collection and display facility 
would not be required, so the role fulfilled by the PDP11 would not be 




One limitation of this study has been the absence of a suitable 
active load for the micro-alternator. Some initial investigations have 
been made into the range of commercially available induction motors, 
but a suitable specification has not been found. It would appear that 
it is necessary to have a special purpose induction motor manufactured, 
possibly using a standard motor frame with special windings.
The next generation of naval frigates will probably use a thyristor 
converter to provide dc from the main ac supply of the ship. Few studies 
have been made of the effects of thyristor induced harmonic interference 
on the quality of the ship's main supply. The micro-alternator system 
developed for this study could well be used for an harmonic investigation 
with a suitably scaled model of a thyristor converter.
Further theoretical studies of future ships systems should be 
based on the phase-variable model of an alternator which uses
direct physical parameters and is based directly on the primary variables 
arising from the application of Faraday's laws, without resort to any 
transformations. The resulting non-linear differential equations may 
be solved by numerical methods which allow the inductance coefficients 
to be updated to account for their dependence on the displacement between 
rotor and stator axes. The phase-variable model has already been applied 
to studies involving switching problems of both synchronous and induction 
machines, the method readily lends itself to the implementation of un- 
symmetrical loads and harmonic effects which could arise from the use 
of thyristor converters.
Future studies of the ship's power supply system must include optim­
isation studies to find the optimum values of the system gains, and sensi­
tivity studies to determine how the value of the given performance index 




TECHNICAL DESCRIPTION OF LSE SHIPS GENERATOR 
A 1 . General
The ship's primary electrical power of 440 V, 60 Hz, 3 phase,
52is supplied by four identical diesel-generator sets. Table A1 shows 
the details of each generator.
Manufacturer - Laurence, Scott and Electromotors
Type - Brushless ac generator
Capacity - 750 kW
Cooling - Closed air circuit, water cooled
Minimum working load - 25 per cent
Frequency control - Motor operated speeder gear attached to the
regulator
Voltage control - MK. 101 automatic voltage regulator
Table A1 - Details of Ships Generator 
Incorporated with each generator is a 1.5 kVA, 117 V, 1600 Hz, 
single-phase permanent magnet inductor generator which provides the 
necessary power supplies for the automatic voltage regulator (avr).
The avr produces a stable reference voltage which is compared with a 
sensing signal derived from the generator output, from these two voltages 
a controlled dc output is derived to excite the stator field of the main 
exciter.
The 3-phase ac produced by the main exciter armature is rectified
by a silicon diode assembly mounted on the rotor shaft. The resultant
dc produces the excitation current for the main generator and is supplied
to the rotor field via cables passing through a machined conduit forming
an integral part of the rotor shaft.
A 2 . Main Assembly
The generator is salient pole, rotating field, ac machine, with
53internally interconnected damper windings, and is fully enclosed
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and fitted with end covers, which houses:
(a) A 6-pole, cylindrical core type stator.
(b) A 6-pole field winding (rotor) assembly which is mounted
on a rotor shaft assembly.
The shaft also provides a common mounting for:
(a) A cooling air circulating fan and hub assembly.
(b) The ac exciter armature windings.
(c) The rotating rectifier and ballast resistor assembly.
(d) The pilot exciter drive pulley.
A3. Stator
The stator is a 6-pole, 3-phase, 90 slot, 5 slots per phase 
assembly with laminated stator packs, spaced by ducts and compressed 
between forged steel endplates. The complete frame comprises a steel 
fabrication around a silicon steel core assembly, thick steel end-rings 
are used to maintain concentricity of the core under shock conditions.
The stator winding is formed out of double layer copper bar, insu­
lated by wrapping it with polyester varnish impregnated glass tape, 
reinforced where necessary with mica. The main earth insulation con­
sists of micanite, hot moulded over the insulated conductors and pressed 
to size. Interphase insulation is also made of micanite and is fitted 
over the normal bar insulation.
A4. Rotor
The salient pole stacks consist of silicon steel laminations, 
rivetted together and compressed between stainless steel endplates 
bolted through the poles. Each pole and coil assembly is dovetailed 
into a forged steel hub, which is in turn keyed onto the forged carbon 
steel rotor shaft. Damper windings consist of copper bars embedded in 
the surface of the pole shoes and brazed to copper segments at their ends. 
The segments are connected together by high tensile links to form a
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short-circuited ring at each end of the rotor.
The rotor field coil winding is formed of flat copper strip.
The coil former is asbestos based phenolic laminate. Winding insu­
lation comprises layers of ethosciline varnished glass tape, polyester 
varnished glass tape and epoxy impregnated glass cloth. The connection 
lead outs have added insulation using polyester varnished glass tape.
The assembly is sprayed with polyester type varnish.
A 5 . Main Exciter
The main exciter is a six salient pole, stationary dc field unit 
with the armature permanently connected via a rectifier assembly to 
the load of the main generator rotor field winding. The 3-phase 
exciter armature, mounted on the common shaft, rotates in the field' 
produced by the exciter field winding to provide a nominal output of 
approximately 12.5 kVA, 60 Hz, 3-phase ac. The armature conductors 
are arranged as a double layer, 3-phase distributed winding within slots 
containing two coil sides per slot. The coil is made from copper wire 
insulated by polyester enamel. A metrosil surge suppressor is connected 
across the main exciter field.
A6. Pilot Exciter
The pilot exciter is a 1600 Hz permanent magnet generator. The 
machine is mounted on the main exciter end cover and is driven from 
the common rotor shaft extension by a toothed belt and pulleys.
A 7 . Rotating Rectifier
The rectifier is hub mounted on the rotor shaft and provides dc 
for the main generator rotor field from the 3-phase ac output of the 
main exciter. Full wave rectification is produced using three pairs 
of silicon diodes. All diodes have identical characteristics but one 
pair is connected in reverse polarity to the other. Each diode is 
mounted on its own finned heat sink which is insulated from the rotor
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shaft and is connected to positive or negative collector rings, as 
applicable.
Two mineral insulated, ballast resistors of 4.0 0, 450 W rating 
are connected across the positive and negative cable clamps to provide 
transient voltage protection.
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Rotating Rectifier Assembly 
Rating at max peak reverse 1000 V
voltage
Rating at max forward current 250 A at 25®C
Maximum leakage (reverse) 
current 20 mA at 25°C
Diodes (Stud is cathode) 3-CV7567
(Stud is anode) 3-CV7571
Arrangement 3 phase full wave bridge
Ballast resistors 2 mineral insulated
Ballast resistor rating 45 V, 10 A nominal ; 4 0
Synchronous Machine Quantities (Direct Axis)
Synchronous reactance 103 per cent
Transient reactance X^ 26 per cent
Sub-transient reactance Xjj 16 per cent
Short circuit transient time 0.35
constant T*
dr
Short circuit sub-transient 0.035
time constant T" d
Open circuit time constant 1.045
^do
Inertia Values
2Inertia of ac generator and 700 kg m
main exciter
Inertia constant (engine plus 2.55 kWs per kVA 
generator)
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APPENDIX B
TECHNICAL DESCRIPTION OF MK100 SERIES AUTOMATIC VOLTAGE REGULATOR 
B1. General
The MK100 Series automatic voltage regulator comprises a number 
of independent circuits which are shown in the block diagram of Fig­
ure B1 •
The single-phase ac excitation supply, derived from the pilot 
exciter, is fed through the external excitation contactor to the 
thyristor excitation control bridge where it is converted into dc as 
the avr output to the generator field. This is the basic circuit on 
which the regulating circuits operate to provide effective control of 
the generator output.
Operation of the excitation contactor is from an external source 
via the interrupt relay in the output circuits of the over/under voltage 
protection unit. When an over or under voltage of the generator output 
occurs, the relay operates to provide continuity of supply in all except 
fault conditions.
The output of the synchronising transformer will be two identical 
but antiphase composite signals, shown in Figure B2, which are applied 
to the dual firing circuits. The composite control signal consists of:
(a) an ac voltage of the same frequency as the excitation supply 
voltage but lagging in phase by 90®.
(b) a peaking voltage which ensures that even under maximum 
output conditions the composite signal must always cross the 
zero volt level so that control of the thyristors is maintained 
under all conditions.
Cc) a dc level about which the other two waves are superimposed. 
The sensing signal inputs, which are derived from the generator output, 
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amplifier circuits and the voltage protection circuits. The com­
parator/amplifier rectifies the sensing signal and produces an error 
signal in the zener diode comparator which is then filtered and ampli­
fied to provide the dc component of the composite control signal.
The 3-phase sensing signal is also rectified in the voltage pro­
tection circuits and, if it exceeds the set trip level for a longer 
time than the delay circuit characteristic, it operates a Schmitt 
trigger which releases the interrupt relay.
The rectifier failure detection unit samples the avr output for 
ripple content. If an open or short circuited rectifier causes an 
increase in the ripple content greater than the trip level set, a 
trigger and relay circuit cause an indication that a rectifier failure 
has occurred.
B2. Performance
The avr is adjusted to give specified performance characteristics, 
typical responses are given in Figures B3, B4 and B5.
Figure B3 shows a typical *in tolerance* record for switched load 
of 0 to 50% of generator rated kVA at 0.4 pf. Figure B5 shows a typical 
'out of tolerance' avr record indicating that the time 't^' taken to 
return to 1% of the final steady state value is 0.62 seconds and is 
approximately equal to t^, the time to second crossover shown in 
Figure B4, the typical test result response.
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TECHNICAL DESCRIPTION OF ARDLEIGH 400 GOVERNOR 
Cl. Introduction
A schematic diagram of the Series 400 Governor is shown in Fig­
ure C1. The spring force (SF) is balanced against the centrifugal 
force (CF) plus a feedback pressure (FB) acting on the pilot valve, 
which controls the pressure under the power piston, which is connected 
to the fuel rack.
The power piston is linked through a pivot to a relief valve spring 
and to a stabilising piston. Upward movement of the power piston causes 
a downward movement of the stabilising piston, and an increase in tension 
on the relief valve spring. The relief valve is supplied with oil pressure, 
and is connected to the feedback line via an adjustable restrictor.
C2. Principle of Operation
Assume that the droop control is set at zero, ie the pivot is 
directly over the relief valve spring.
If the load increases, the machine speed starts to fall, reducing 
CF, and the pilot valve moves down opening an oil supply to the power 
piston which will cause the power piston to move upwards, opening the 
fuel rack. As the power piston rises, the stabilising piston moves 
down, increasing the feedback pressure which raises the pilot valve and 
cutting off the oil supply to the power piston. As the droop control 
is set to &ero, power piston movement will not alter the spring force 
of the relief valve, the pivot point being directly above it. The 
increased feedback pressure will then lift the valve and the feedback 
pressure will return to its original value. As the pressure reduces, 
the pilot valve will move down, increasing oil supply to the power 
piston and open the fuel rack further thus increasing engine speed and 
CF. When the feedback pressure is normal, and CF has increased to
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balance the spring force, the machine will be running at its set speed 
under an additional load and is therefore ISOCHRONOUS.
If the droop setting is increased, the pivot point is moved and 
the power piston movement increases the tension of the relief valve 
spring. The increase in feedback pressure (due to the movement of 
the stabilising piston) will not return to its original value, but to 
a slightly higher pressure, and therefore for balance to exist, the 
CF must be lower, so the machine is now running at a lower speed, ie 
DROOP. The greater the final feedback pressure, the larger the droop. 
The reset rate depends on the time taken for the temporary feedback 
pressure increase to return to the final pressure and the adjustable 
restrictor will vary this time.
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APPENDIX D
Derivation of Synchronous Generator Equations 
The flux in the d & q axis is given by:
♦d - =d la + \ d  + ’'ad S
♦q - =q iq + ’'aq
using:





subt for i^ in D2:
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X (1 + sT")
1®' Xq(:) = h  + s W f - .DIO
t h e n  ip =  - X  ( s )  iq q q
similarly for the d axes equation, using
sx , sx ,0  ad i + __!É i +
(A) d  ÜJ_ f 'd  Ü) •••••Dll
 "d + h) + ^o o
equation D1 may be rewritten as:
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*d ^fo ^ ad
Equations DIO, D14 and D15 may be expressed in partial fraction
form:
From DIO, let x (1 + sT")




/. X (1 + sT") = A d  + sT ") + B  D17q q qo
X = A + B .....D18q
ijiii
A = X  D19
qo
let A = x"q
%; = 3 ^ 1  =q ..... D20
qo
B = X - x" .....D21q q
(x - x")
hence: $ \  ' I + sT \  .... .D22
^ qo ^
From D14 let:
d  + sT^) d  + STJJ) g ç
d  + sTl ) d  + sT" T " ^ * 1 + sT' * 1 + sT"......... .....ao do do do
,D24
.% x ^ d  + sT^)d + sT^) = A d  + sT^^)d + sTjJ^) + B(1 + sTjJ^)
+ C d  + sT^^) 
which gives:
x^ = A + B + C  D25
(T* + T") X ,  = A(Tl + T" ) + B T" + C T'  D26a d d do do do do
%d - A ^do  °27
Solving equations D25 - D27 gives:
^ t ipii
A = m-îr X = x"  D28
^do ^do ^ d
B - x^ ~ x^  D29
C - x<J - x^  D30
hence :
(x, - X*) (x* - x")
’'d^®) = -d  + -rriff- * .........do do
K O
From D15 let:
’ * A B -,o(, .si'oKi V T T I t^  T T T t^
/. 1 + sTn = A(1 + sT" ) + B(1 + sT* )  D33D do do
1 = A + B  D34
TL = A T" + B T'  D35D do do
hence :
ip _ ipii
B - - G" .....D36
^do do
T* - T
A = mir- = G* .....D37
do do
hence equation D15 may be written:
G(p) = - p r i r T "  * 1 +*^sT" ....do do
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APPENDIX E
PDP 11 - TM59900 DIGITAL INTERFACE 
El. Digital Interface Card - Overview
The interface card (l/F) provides a means of controlling the 
TMS9900 microprocessor and its control busses for the purposes of 
program loading by direct memory access (dmà) and for software de­
bugging, All data to and from the PDP11 is transferred over a parallel 
data link. The link comprises twenty twisted pair current loops in 
each direction. The Digital Equipment Corporation DR11-C^^ is used 
as an interface between the external parallel data lines and the PDP11 
Unibus^^. The DR11-C is a memory mapped set of three registers; a 
control and status register (DRCSR), an input register (DRIER) and an 
output register (DROBR).














DR 11-C OUTPUT BUFFER
DROBR
DR 11-C INPUT BUFFER
d r i e r
Figure FI - DR11-C Registers 
Multiplexing of the D R U G  data at the microprocessor end is
performed under the control of the DR1TC control and status bits
CSROO and CSROl, in accordance with Table El.





Table El - DR11-C Data Modes 
U 2







When in the l/F CSR data mode, the DR11-C output data is 
directed to the interface control and status register (IFCSR) and • 
input to the DR11-C is obtained from the IFCSR.
Table E2 gives the IFCSR bit functions, it should be noted 
that the PDP11 bit labelling takes the form MSB = bit 15 and LSB = bit 00, 
while the Texas TMS9900 system uses the opposite convention. Since 
the IFCSR is only accessible from the PDP11, the former system is used 
in the table.
Function
When set, forces the TM59900 system RESET 
line low (read/write)
When set, forces the TM59900 system LOAD 
line low (read/write)
HOLDREQ When set, forces the TM59900 system HOLD 
line low (read/write)
Controls interface access in IFCSR data mode :
1 = access to TM5 Address Bus 
0 = access to TM5 Data Bus 
These control the destination of DR11C data 
when in the I/F data mode:
DATLDl DATLDO
0 0 Load data bus register
0 1 Load data bus register and
initiate memory write cycle
1 0 Load address register
1 1 Load interrupt priority register
Enables the breakpoint routine to trigger an 
interface forced wait on the TM59900 cpu.










Bit No Signal Function
08 SST Single step trap, when set the I/F disables
the normal memory during instruction acquisition 
and jams on to the data bus the contents of the 
data bus buffer register.
09 PR Proceed from wait state (write only)
10 TMSINT When set an interrupt at the priority held in
the interrupt priority register is forced on 
the TMS9900. A low to high transition of CRU03 
clears this bit.
11 WAIT Indicates when the TMS9900 is in an interface
forced wait (read only).
12 MLDACK Indicates that the TMS9900 {g in an interface
forced hold (read only).
13 CRU03 Monitors CRU output bit 3
14 CRU05 Monitors CRU output bit 5
15 CRU06 Monitors CRU output bit 6
Table E2 - IFCSR Bit Functions 
E2. Digital Interface Card - Hardware
The circuit diagram of the digital interface is presented in two 
separate diagrams; the control and status register together with the 
control logic is shown in Figure E2, the address and data paths are 
shown in Figure E3.
When the PDP11 writes data to the DR11-C output buffer register 
a 500 nS 'New Data Ready* (NDR) pulse is generated, which may be used 
to clock data into an external device. However, previous experience 
with edge triggered circuitry has shown that glitches on the line can 
cause erroneous clocking of data. To avoid this problem it is necessary 
to discriminate between a true pulse and spurious edges. The solution
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Figure E3 I/F Address & Data
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adopted is to feed the NDR pulse into both the data and clear inputs 
of an eight bit, serial in/parallel out, shift register while it is 
clocked at a high rate. By taking an output from the nth output of 
the shift register, it is necessary for the pulse to be true for n 
consecutive clock cycles before it is accepted.
The NDR pulse is generated when the DR11-C output register address 
is decoded in a data write sequence,. . To ensure sufficient transmission 
time and data stabilisation, it is best not to use the NDR pulse directly 
to clock data. Instead the falling edge of the deglitched NDR pulse 
is used to trigger a monostable and the data is then clocked as the 
monostable returns to its stable state, thus providing sufficient settling 
time. When the DR11-C bits CSROO and CSROl are both set true, NDR 
causes control Cl to strobe data into the IFCSR. The bit functions 
of IFCSR are shown in Table E2.
E3. Data Transfer Unit - Overview
The data transfer unit (DTU) has been developed to allow fast data 
communication between the TMS9900 microprocessor and the FDF11, and 
data transfers are made in a 16-bit parallel fashion. A full hand 
shake system is available for controlling the flow of data. Software 
for transfers may be on a simple flag test of the hand shake bits or 
the full interrupt structure may be used.
Separate interrupts with software programmable priority are avail­
able for input and output transactions. The possible priority levels 
range from the highest at level 1 to the lowest at level 15. There 
is no hardware restriction on setting both interrupts to the same level, 
but it will then be necessary to determine, by software, which of an 
input or output function is required. The layout of the control and 
status register DTUCSR has been chosen to allow rapid determination of 
the presence of internal request flags. By placing the flags at the
U 7
most significant bits in the DTUCSR, a simple move instruction will 
set the processor condition code to a negative value if the flag is 
set. Thus a simple conditional jump following the move can be used 
to direct further processing.
All DTU registers are memory mapped 16-bit words, to allow 
parallel operations using the full range of TMS9900 instructions. The 
mapping is given in Table E 3 .
Lable Address Function
DTUCSR 171770 DTU Control and status register
DTUOBR 171772 DTU Output data buffer register
DTUIBR 171774 DTU Input data buffer register
Table E3 - DTU Registers
3 INIT REQA
IE




a aO a1 a2 a3
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
MSB LSB
Bit No Label Function
00 6 Interrupt request 3. Set when the input buffer
register is loaded with new data from the PDP11 
and reset by either reading the input buffer 
register or by INIT (read only).
01 INIT Initialisation bit, a low to high transition
of this bit is used to clear all request flags 
(read/write).
02 REQ A Monitors the REQ A input to the DR11-C (read only)
03 IE 3 Request 3 interrupt enable (read/write).
04-07 3 0 - 3 3  Request 3 interrupt priority (read/write).
148
Bit No Label Function
08 a Interrupt request a. Set when the PDP11 reads
the data present on DTUOBR and reset by either 
writing new data to the output data buffer 
register of by INIT (read only).
09 - Not used.
10 REQ B Monitors the request B input to the DRT1-C
(read only).
11 IE a Request a interrupt enable (read/write)
12-15 a0-a3 Request a interrupt priority (read/write).
Table E4 - DTUCSR Bit Functions 
The DTU contains two pairs of flags which are used in data transfer 
operations. Request A (REQ A) and request B (REQ B) provide interrupt 
request inputs to the PDP11 DR11-C. Request a (REQ a) and request 6 (REQ 3) 
are used as interrupt request flags for the TMS9900 DTU. Data transfers 
are performed using these flags for handshaking purposes. In the descrip­
tion of a typical transfer process, the following assumptions are made:
(a) Both the PDP11 and the TMS9900 are engaged solely with the 
data transfer.
(b) Both processors use a simple flag test routine.
(c) All flags in the DTUCSR are initially clear.
(d) The DR11-C control and status register bits CSROO and CSROl 
are clear enabling data transfer mode.
The TMS9900 writes data to the DTU output buffer register DTUOBR and 
the DTU hardware sets REQ B. When the PDP11 reads a true value for 
REQ B, it indicates that valid data is available to the DR11-C input 
register DRIBR from the DTU output register. When the PDP11 reads the 
DR11-C DRIBR, a 500 nS 'Data Transmitted' (DTMD) is generated. The DTU 
uses DTMD to reset REQ B and set REQ a. When the TMS9900 reset samples
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REQ a it will be set, indicating that the PDP11 has accepted the last 
data. The TMS9900 is now free to load DTUOBR. The DTU hardware resets 
REQ a and sets REQ B when DTUOBR is decoded. It can be seen that the 
transfer of data can continue in this fashion until all data is sent.
Communication in the other direction, from PDP11 to TMS9900 follows 
a similar pattern. When the PDP11 addresses the DR11-C output register 
(DROBR) and moves data to it, a 500 nS 'New Data Ready' (NDR) pulse is 
transmitted. NDR is used by the DTU to set REQ 3, clear REQ A and latch 
data into the DTU input buffer register (DTUIBR). The REQ 3 flag indi­
cates to the TMS9900 that new data is available in DTUIBR. When DTUIBR 
is read by the TMS9900 the DTU hardware resets REQ 3 and sets REQ A.
With REQ A set the PDP 11 can now output new data which is accompanied 
by the NDR pulse. Again NDR is used to latch the new data, clear REQ A 
and set REQ 3. Clearly, data transfers in one direction have no effect 
on transfers in the other direction as far as the hardware is concerned, 
and so may be treated by the software as independent processes.
The positive action of the handshake bits enables the data transfers 
to take place at any rate without fear of data loss. The handshake 
feature is particularly important if either or both processors are 
engaged in other activities concurrent with the transfer operation.
This is of importance if optimum use is to be made of each processor.
In this way each processor may be performing a low priority process, 
but this process may be dropped whenever a higher priority function is 
required.
E 4 . Data Transfer Unit - Hardware
The circuit diagram of the DTU is given in Figure E4. The address 
lines A0-A12 together with the memory enable control line MEMEN are 
decoded with NAND gates to provide a block decode signal which enables 
the one of sixteen decoder. The least significant address bits A13 and
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Al4, with the memory control lines DBIN and WE are used to generate 
the appropriate read and write enable strobes. The output buffer 
write strobe (C2) is also used to set REQ B and reset REQ a. The 
input buffer read enable (C4) is similarly used to set REQ A and 
clear REQ g.. Because of the multiplexing of DR11-C data in the 
TMS9900 system, it is necessary to discriminate between DR11-C con­
trol pulses NDR and DTMD intended for use with the DTU and the same 
pulses intended for use with other devices. DR11-C control and status 
register bits CSROO and CSROl are used for this purpose and data trans­
fer mode is enabled when they are both clear.
The NDR and DTMD are both filtered using the deglitch circuit 
described in the I/F section for NDR. The deglitched NDR pulse is 
gated with CSROO and CSROl to clock DR11-C output data into DTUIBR, 
it is also used to clear REQ A and set REQ g. The deglitched DTMD 
pulse is similarly gated with CSROO and CSROl to clear REQ B and set 
REQ a.
The DTU control and status register bit functions are described 
in Table E4. The bits used to monitor the request lines are read only. 
The INIT bit and the general system reset line are used as inputs to 
the reset monostable. The low level of the reset monostable Q output 
is used to clear INIT, and the rising edge of Q is used to clock input 
data into the request flip flops; clocking in data resets the requests.
Interrupt control for a and g are similar, so only the circuit for 
a is described. An open collector one of sixteen decoder is used to 
interface with the TMS9900 system interrupt bus. The interrupt priority 
a0-a3 is latched in the control and status register, and is then used 
as an address value for the decoder. Two, active low, enables are 
required before the decoder will assert a low level on the selected
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interrupt line. The first enable is derived from the Q output of the 
IE a flip flop of the control and status register. The other enable 
is available from the setting of a. A visual indication of the a and 3 
interrupt enables, and all the request bits (REQ A and REQ B) is given 




Row A Function Row C Function
1 Ov 1 Ov
2 2
3 3 MEMEN
4 D15 (LSB) 4
5 D14 5 LOAD
6 D13 6 HOLD
7 D12 7 READY
8 Dll 8 WAIT
9 DIO 9 lAQ
10 D09 10
11 D08 11 DBIN
12 D07 12









22 $2 Clock 22
23 $4 '• 23 A14 (LSB)
24 24 A13
25 $3 " 25 A12
26 AGI 26 All
27 AO 3 27 AlO
28 AO 5 28 A06
29 AO 4 29 AO 7
30 AO 2 30 AO 8
31 AGO (MBS) 31 AO 9




Row A Function Row C Function
1 Ov 1 Ov
2 2 CRUO 05
3 3 CRUO 06
4 4
5 5 CRUO 03
6 DRllC CSR 00 6 DRllC CSR 01
7 I I NDR 7 I I DTMD
8 I I OUT 00 (LSB) 8 I I OUT 01
9 I I OUT 02 9 I I OUT 03
10 I I OUT 04 10 I I OUT 05
11 I I OUT 06 11 I I OUT 07
12 I I OUT 08 12 I I OUT 09
13 I I OUT 10 13 I I OUT 11
14 I I OUT 12 14 I I OUT 13
15 I I OUT 14 15 I I OUT 15 1
16 I I IN 00 (LSB) 16 I I IN 01
17 INT 11 17 INT 3
18 INT 12 18 INT 4
19 INT 10 19 INT 2
20 INT 13 20 INT 5
21 INT 09 21 INT 1
22 INT 14 22 INT 6
23 INT 08 23 INT 7
24 INT 15 24 EXMEMDIS
25 DRllC IN 02 25 DRllC IN 03
26 II IN 04 26 tl IN 05
27 II IN 06 27 II IN 07
28 II IN 08 28 II IN 09
29 II IN 10 29 II IN 11
30 II IN 11 30 II IN 13
31 II IN 13 31 II IN 15 (MSB)
32 +5v 32 +5v
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Data Transfer Unit Connection Schedule
Connector J1
Row A Function Row C Functic
1 Ov 1 Ov
2 2
3 3 MEMEN







11 D08 11 DBIN










22 ^  Clock 22
23 23 A14 (LSB)
24 24 A13
25 *3 25 A12
26 AOl 26 All
27 AO 3 27 AlO
28 AO 5 28 AO 6
29 AO 4 29 AO 7
30 AO 2 30 AO 8
31 AOO (MSB) 31 AO 9
32 +5v 32 +5v
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Data Transfer Unit Connection Schedule
Connectors J3 and J4
Signal No. Pin No. J3 Function J4 Function
1 1 DRllC IN 00 DRllC OUT 00
2 3 H M 01 I » 01
3 5 " " 02 I » 02
4 7 " 03 1. 03
5 9 I I 04 I « 04
6 11 I 05 II " 05
7 13 • 06 II « 06
8 15 II 07 II « 07
9 17 " " 08 II " 08
10 19 I I 09 I » 09
11 21 1. 10 I » 10
12 23 I 11 I " 11
13 25 1. 12 I » 12
14 27 1. « 1 3 I • 13
15 29 I I 14 I 1. 14
16 31 « 15 I " 15
17 33 " REQ B I CSR 00
18 35 " REQ A I CSR 01
19 37 Not Used I NDR
20 39 If II DTMD
.B. All even numbered pins carry Ov screen
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Differential Line Driver-Receiver Card Connection Schedule
Line Driver Connections
Signal Connector Connector Dee Range Connector Dee Ran<
No. J3 J1 (Male) J1 (Male)
1 1 a30 39 c30 40
2 3 c29 37 a29 38
3 5 a28 35 c28 36
4 7 c27 33 a27 34
5 9 a26 31 c26 32
6 11 c25 29 a25 30
7 13 a24 27 c24 28
8 15 c23 25 a23 26
9 17 a22 23 c22 24
10 19 c21 21 a21 22
11 21 al4 19 cl4 20
12 23 cl3 17 al3 18
13 25 al2 15 cl2 16
14 27 cll 13 all 14
15 29 alO 11 clO 12
16 31 c09 9 a09 10
17 33 a08 7 c08 8
18 35 c07 5 a07 6
19 37 a06 3 c06 4
20 39 c05 1 a05 .2
159
Differential Line Driver-Receiver Card Connection Schedule
Line Receiver Connections
ignal Connector Connector Dee Range Connector Dee Range
No. J4 J2 (Female) J2 (Female)
1 1 c30 39 a30 40
2 3 c29 37 a29 38
3 5 c28 35 a28 36
4 7 c27 33 a27 34
5 9 c26 31 a26 32
6 11 c25 29 a25 30
7 13 c24 27 a24 28
8 15 c23 25 a23 26
9 17 c22 23 a22 24
10 19 c21 21 a21 22
11 21 cl4 19 cl4 20
12 23 cl3 17 al3 18
13 25 cl2 15 al2 16
14 27 cll 13 all 14
15 29 clO 11 alO 12
16 31 c09 9 a09 10
17 33 c08 7 a08 8
18 35 c07 5 a07 6
19 37 c06 3 a06 4




FI. Main Rack Buffer Card
Figure FI shows the circuit diagram of the main rack buffer 
card, which is used to interface data and address lines from the 
auxiliary rack buffer card with the address and data bus of the 
TMS9900. Address decoding is used to identify the necessary addresses 
of the auxiliary rack cards eg speed counters, analogue to digital, 
and digital to analogue. The main rack buffer card also contains the 
acceleration transducer control and status register (ACSR), which 
provides access to all the counter done bits, and controls system 
interrupts. When any speed counter unit is done, the relevant bit 
is set in the low order byte of the ACSR and the most significant 
bit is also set, this enables a simple device poll to be used if the 
interrupt system is not enabled. The interrupt priority is fully 
software programmable by loading the required level into the interrupt 
priority section of the CSR. Table FI shows the bit functions of the 
acceleration transducer control and status register.
MSB LSB
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15














Signifies that at least one counter is done 
Not used
Spare (may be used as a flag)
Interrupt enable 
Interrupt priority level 
Counter circuit done bits
Table FI - Acceleration Control and Status Register Bit Functions
161
- fM m to (O 03 Ol o - TT ;! tn «0
00 g
lU lU IIU UJ Ui UJ lUJ lU |U UI UJ Ui wz z z z z z z z z z z z zX o o o o o o o o o o o o UI Z3 o a a a o o o a a a a a O 1=
:L o




























lOJ m in <o ps 00 Ol |o CO nUI a o o |o a o a o oz »- h- h- |H- 1- I- H 1- 1- 1- 1- »- 1-H. z Z Z |z Z z z Z z z z z z z
I I I I I I I I I I I I I I
CM m 'U in to t- oo Ol o (N m in i6 — 00 Ol s




-f « p p K ; IP
to o Ol 00 Ol o 00 PI — to in IN PI in Ol 00 Cn V ) in IN a Ol 03 tNPI IN PI CM IN IN IN PI IN PI IN IN IN IN IN IN o O O'< < < < < U u a < u u (J u u U u u U < < < < < < < < < < < < < < < <
z zUI o IN PI ot to fN o in UJ Ol o IN PI o IN PI N» in lO IN 00 Ol o IN
z o O O o O o o o o z o CD o a O o O o o o o ot- < < < < < < < < < UI < < < < O li < < l« le a a a a o a o o a a O a o n
Figure FI Main Rack Buffer 
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The counter unit done bit is automatically reset as a function 
of reading the period data buffer register, hence the interrupt is 
naturally removed as part of the interrupt service routine.
Done bits 8-11 may be used to enable interrupts when the appro­
priate done flags are active. Each interrupt priority is hardware 
link selectable and the present utilisation is shown in Table F2. The 
terminal voltage low interrupt is cleared by setting bit 12 in the ana­
logue to digital conversion control and status register.
DONE DONE DONE DONE DONE 11 DONE 10 DONE 09 DONE 08
11 10 09 08 IE IE IE IE
Word Address 1600228 
Byte Address 1600238
Done 11 : Terminal Voltage Low - Interrupt Level 9 
Table F2 - Interrupt Control Register 
F2. Auxiliary Rack Buffer Card
The circuit diagram of the auxiliary rack buffer card is shown 
in Figure F2, this card is located in the auxiliary rack and is 
connected via J3 and J4 to the main rack buffer card (section FI).
The auxiliary rack buffer card also contains the acceleration counter 
stop/start pulse interface to the speed counter circuits, ie S/s 0 “ s/s* 9
F 3 . Analogue to Digital and Digital to Analogue Cards
The analogue to digital converters (ADC) and digital to analogue 
converters (DAG) utilise Burr Brown components ADC 80 and DAC 80,
which are started and monitored under software control by setting bits
in the control and status register (ADCSR). Table F3 shows the bit 
functions of ADCSR.
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Auxiliary Rack Bu ffe r
:6<
Address : 1601008
Bit No Name Function
00 RID Rig identification bit
0 - machine no 1
1 - machine no 2
01-02 - Not used.
03 AD4S Analogue to digital converter No 4 status.
04-06 - Not used.
07 AD4C Analogue to digital converter No 4 start bit.
08 VTL Terminal voltage low indicator.
09 AD3S Analogue to digital converter No 3 status.
10 AD2S Analogue to digital converter No 2 status.
11 ADIS Analogue to digital converter No 1 status.
12 VTLR Terminal voltage low interrupt reset.
13 AD3C Analogue to digital converter No 3 start bit.
14 AD2C Analogue to digital converter No 2 start bit.
15 AD1C Analogue to digital converter No 1 start bit.
Table F3 - Analogue to Digital Conversion CSR Bit Functions
The ADCSR also gives access to the terminal voltage low indicator, 
which is clocked by a comparator which compares the terminal voltage 
with a preset level. The reset function for the indicator is obtained 
by setting bit 12 of the control and status register. The most significant 
bit of ADCSR is used to guide rig dependent software, it monitors a hard 
wired voltage level on the auxiliary rack backplane.
Address Range Function
160102 0-10 V Terminal voltage ADC
160104 ±10 V Field voltage ADC
160106 ±2.5 V Auxiliary ADC
160110 ±10 V State feedback DAC
160112 0-5 V dc machine armature current ADC
Table F4 - ADC and DAC Memory Map
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F4. Acceleration Transducer Hardware
The slotted disc and photo detector used for the collection of 
speed data is described in Chapter 4, which includes a description 
of the pulse decoder circuitry which demultiplexes the string of 
pulses produced by the photo detection system. The demultiplexed 
pulses are each used as stop/start pulses for a period counter circuit 
as shown in Figure F3. The stop/start pulse of 500 nS duration is 
used to initiate the sequence given in the timing diagram of Figure F 4 . 
The stop/start pulse is asynchronous to the system clocks, so a flip 
flop is used to catch and hold the stop/start command, which is then 
synchronised by a second flip flop, Q2. While Q2 is active the counter 
clock is disabled, allowing sufficient time for the counter circuits 
to ripple through and present stable data at the buffer register data 
inputs. Flip flop Q3 is used to latch the count data in the buffer 
register and also to clear the counters. A fourth flip flop, Q4, is 
used to provide the done flag for the particular counter unit, the done 
flag remains set until the data is read from the period data buffer 
register.
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